# Application Report **PWM DAC Using MSP430 High-Resolution Timer**

# TEXAS INSTRUMENTS

Bhargavi Nisarga

MSP430 Applications

#### ABSTRACT

The digital-to-analog converter (DAC) generates an analog output that is proportional to the digital input it receives. The pulse width modulation (PWM) DAC is one of the popular techniques to implement DAC functionality in MCUs that don't have an integrated DAC module. The PWM DAC approach is not new, but performance limitations have historically confined its use to low-resolution, low-bandwidth applications. This application report focuses on achieving increased DAC performance by using the MSP430<sup>™</sup> Timer\_D high-resolution mode. It also discusses PWM DAC design considerations, duty-cycle limitations of the Timer\_D high-resolution mode and its effects on the PWM DAC performance, and supply-voltage drift compensation in PWM DAC applications.

Project collateral and associated source discussed in this application report can be downloaded from the following URL: www.ti.com/lit/zip/SLAA497.

# **Table of Contents**

1 What is PWM DAC?	3
2 PWM DAC Performance Parameters	4
2.1 Duty-Cycle Resolution	4
2.2 Harmonic Ripple and Total Uncertainty of the DAC Output:	7
2.3 Analog Filter Design	8
3 PWM DAC Resolution – Simulation Analysis	11
4 PWM DAC – Experimental Test Set-up and Analysis	18
4.1 Effective PWM DAC Resolution	19
4.2 Monotonicity	<mark>22</mark>
4.3 Settling Time	23
5 Limitations of Timer_D High-Resolution Mode	24
6 Supply-Voltage Drift Compensation	26
7 References	28
A Design Considerations of PWM DAC Frequency Parameters	<mark>29</mark>
B Associated Files	30

# **List of Figures**

Figure 1-1. PWM Signal With Variable Duty Cycle	3
Figure 1-2. PWM DAC Implementation	3
Figure 2-1. PWM DAC - Duty-Cycle Resolution	<mark>5</mark>
Figure 2-2. PWM DAC Duty-Cycle Resolution vs f <sub>PWM</sub> Frequency	6
Figure 2-3. Filter Frequency Response and Harmonics	7
Figure 2-4. PWM DAC Output – Total Uncertainty	8
Figure 2-5. Magnitude and Phase Response of Analog Filters Listed in	10
Figure 3-1. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #1 (Simulation)	12
Figure 3-2. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #2 (Simulation)	13
Figure 3-3. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #3 (Simulation)	14
Figure 3-4. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #4 (Simulation)	15
Figure 3-5. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #5 (Simulation)	16
Figure 3-6. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #6 (Simulation)	17
Figure 4-1. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #2	19
Figure 4-2. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #4	20
Figure 4-3. Effective PWM DAC Resolution vs. f <sub>PWM</sub> , Filter #6	21
Figure 4-4. PWM DAC Monotonicity (a) Increasing PWM Duty Cycle (b) Decreasing PWM Duty Cycle	22

1



Figure 4-5. PWM DAC Settling Time	23
Figure 5-1. High-Resolution PWM Duty-Cycle Range Limitation Using OUTMOD7	24
Figure 5-2. High-Resolution PWM Duty-Cycle Range Limitation Using OUTMOD3	25
Figure 6-1. Effective DAC Output Range With Supply-Voltage Drift Compensation	27
Figure A-1. PWM DAC Implementation in A/D and D/A Signal Chain	29
Figure A-1. PWM DAC Implementation in A/D and D/A Signal Chain	29

# List of Tables

Table 2-1. First and Second Order Passive Low-Pass Filter Designs	9
Table 2-2. Low-Pass Filters Used in Simulation Analysis	9
Table 4-1. Low Pass Filter Designs Used in Experimental Test Set-Up	18
Table 5-1. Timer D High-Resolution Limitation: DAC Output FSR vs. fpwm	25
Table B-1. Associated Files – C Source	30
Table B-2. Associated Files – MATLAB Source	30

# Trademarks

MSP430<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.



# 1 What is PWM DAC?

PWM or Pulse Width Modulation is a form of signal modulation where data is represented by the ratio of the ON time to the period (also known as the duty cycle). A given ON time corresponds to an average DC voltage, which is linearly proportional to the duty cycle (see Figure 1-1).



Figure 1-1. PWM Signal With Variable Duty Cycle

Where,

T<sub>ON</sub> is the ON period

T<sub>PWM PERIOD</sub> = PWM period

MSP430 timer compare blocks in conjunction with the various output modes can be used to generate these variable duty cycle PWM signals. For more details on how to generate these PWM signals using MPS430, see the Timer section in the *MSP430x5xx/MSP430x6xx Family User's Guide* (SLAU208).

For implementing the PWM DAC, either the PWM period is fixed and the duty cycle is varied or vice versa. In some cases, both parameters must vary to achieve the required DAC output. In this application, the PWM DAC implementation with fixed PWM period and variable duty cycles are considered.

On passing the PWM signal through a low-pass filter (LPF), a dc voltage with reasonable ripple is generated. The ripple is caused by the charging (during PWM ON time) and discharging (during PWM OFF time) of the filter capacitors (see Figure 1-2). This ripple represents the first harmonic of the filter and is of the same frequency of the PWM signal. Integer multiples of this PWM frequency form the higher order harmonics in the system.



Figure 1-2. PWM DAC Implementation

The PWM DAC resolution is dependent on this harmonic ripple generated by the LPF and the duty-cycle resolution. These PWM DAC parameters are discussed in detail in Section 2.

3



# 2 PWM DAC Performance Parameters

This section discusses the PWM DAC parameters that affect the PWM DAC resolution and the tradeoffs between these parameters to achieve the best PWM DAC resolution.

### 2.1 Duty-Cycle Resolution

DAC resolution is the smallest increment in the analog output voltage that corresponds to an increment in the DAC digital count. In the case of the PWM DAC, the smallest increment in the output voltage level is achieved by incrementing the PWM duty-cycle value. Therefore, in the case of PWM DAC, PWM duty-cycle resolution directly represents the DAC resolution.

Consider,

- f<sub>PWM</sub> = frequency of the PWM signal that is input to the LPF. This f<sub>PWM</sub> signal is generated using a timer module in an MCU.
- f<sub>CLOCK</sub> = frequency of the timer clock source that is used as a timer tick to increment the timer counter.

Then, the relation between  $f_{PWM}$ ,  $f_{CLOCK}$  and PWM DAC duty-cycle resolution is:

 $2^{N} = \frac{f_{CLOCK}}{f_{PWM}} =$ #PWM Duty cycle Steps = #DAC Output Levels

(1)

where, N = duty-cycle resolution of PWM DAC in bits

Note

For a detailed discussion regarding the frequency selection design considerations of PWM DAC applications, see Appendix A.

In Figure 2-1,  $f_{CLOCK}$  = 8 x  $f_{PWM}$ . There are eight  $f_{CLOCK}$  periods within one  $f_{PWM}$  period. Therefore, the PWM duty cycle and the DAC output can be varied in eight levels =  $2^3$ , which corresponds to 3 bits of resolution.





According to Equation 1, in order to increase the PWM DAC resolution, either the  $f_{CLOCK}$  should be increased or  $f_{PWM}$  should be decreased. However, higher  $f_{PWM}$  frequencies are required to lower the complexity of the external low-pass filter circuitry. Higher order filters require more external components, which in turn increases system cost and space. And, reducing the order of the low-pass filter affects the DAC bandwidth. This is discussed in more detail in Section 2.3. So the limiting factor for achieving higher duty-cycle resolution with higher  $f_{PWM}$  frequency is the PWM timer clock source,  $f_{CLOCK}$ .



MSP430 devices with regular timers (Timer\_A/Timer\_B) can be clocked by the maximum clock frequency that equals the device clock frequency (16 MHz on F2xx devices and 25 MHz on F5xx/F6xx devices). However, with the high-resolution timer generator present on the Timer\_D module, timer clock frequencies up to 256 MHz can be generated and this helps achieve higher duty-cycle resolution for a given f<sub>PWM</sub> frequency.

Figure 2-2 shows the PWM DAC duty-cycle resolution (in bits) vs f<sub>PWM</sub> for various f<sub>CLOCK</sub> frequencies (16 MHz, 25 MHz, 128 MHz and 256 MHz).



Figure 2-2. PWM DAC Duty-Cycle Resolution vs f<sub>PWM</sub> Frequency

In Figure 2-2, it can be seen that there is a clear tradeoff between the PWM DAC duty-cycle resolution and the  $f_{PWM}$  frequency. That is, the higher the  $f_{PWM}$  frequency, the lower the DAC resolution achieved for a given  $f_{PWM}$  frequency; it can be seen that the higher duty-cycle resolution can be achieved by increasing the timer clock or  $f_{CLOCK}$  frequency.

On MSP430 devices with the Timer\_D module,  $f_{CLOCK}$  frequencies of up to 256 MHz can be generated using the high-resolution generator, and in Figure 2-2 it can be seen that for a given PWM frequency,  $f_{PWM}$  = 500 kHz,  $f_{CLOCK}$  = 16 MHz yields ~5-bits of DAC duty-cycle resolution and  $f_{CLOCK}$  = 256 MHz yields higher DAC duty-cycle resolution, which is ~9-bits of resolution.



#### 2.2 Harmonic Ripple and Total Uncertainty of the DAC Output:

As discussed in Section 2.1, duty-cycle resolution of the PWM signal is one of the main factors that affect the DAC resolution. The other important factor is the harmonic distortion that is caused by the harmonics (not filtered by the low-pass filter) that are used in the PWM DAC application.

Harmonics are the integer multiples of the fundamental frequency and insert, in the case of the PWM DAC application, harmonics are the integer multiples of the f<sub>PWM</sub> frequency. For frequency analysis of the PWM signal and its high frequency harmonic components, see *Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Controller* (SPRAA88).

In the case of PWM DACs, the unfiltered harmonics can be measured as the peak-to-peak ripple at the filter output. The harmonic ripple amplitude on the filter output gets higher as the fundamental frequency gets closer to the filter cutoff frequency.



Figure 2-3. Filter Frequency Response and Harmonics

Figure 2-3 shows that the harmonic ripple can be reduced by either increasing the stop band roll-off rate or decreasing the filter cut-off frequency of the analog low-pass filter or by increasing the  $f_{PWM}$  frequency. Increasing the stop band roll-off rate is achieved by the complex higher-order filter circuitry, which impacts the system cost. Decreasing the filter cut-off frequency implies decreasing the DAC bandwidth or the signal bandwidth. And, increasing the  $f_{PWM}$  frequency affects the PWM DAC duty-cycle resolution, which encompasses the existing PWM DAC limitations.

The sum of the duty-cycle resolution and harmonic ripple at the filter output yields the total uncertainty of the PWM DAC output. Figure 2-4 shows the graphical representation of the same.

Total uncertainty of DAC output = harmonic ripple + PWM duty-cycle resolution

7





Figure 2-4. PWM DAC Output – Total Uncertainty

So far, the effects of increasing/decreasing  $f_{PWM}$  frequency on PWM DAC resolution parameters have been discussed: harmonics ripple and duty-cycle resolution. In conclusion, the optimal  $f_{PWM}$  frequency is the one where the total uncertainty of the DAC output is smallest. Section 3 shows simulation and experimental curves that indicate optimum  $f_{PWM}$  frequency for a given  $f_{CLOCK}$  frequency.

#### 2.3 Analog Filter Design

The PWM DAC performance, where the  $f_{PWM}$  carrier frequency is required to be filtered off by the analog low-pass filter to output a steady analog voltage, is heavily dependent on the design and selection of the analog low-pass filter.

In this application report, passive filters that offer low cost, reduced complexity, and assured stability compared to active filters are considered for generating simulation and experimental data.

The first and second order low-pass filter transfer function equations are:

$$\frac{Vout(s)}{Vin(s)} = \frac{1}{\tau s + 1}$$

Transfer function of first order filter:

where, T = time constant in seconds

$$\frac{Vout(s)}{Vin(s)} = \frac{\omega_n^2}{s^2 + 2\xi\omega_n s + \omega_n^2}$$

And, the transfer function of the second order filter is:

where,  $\omega_n$  = un-damped natural frequency and  $\zeta$  = damping ratio



Table 2-1 shows the first and second order RC/RLC filter responses that are chosen to compare the PWM DAC performances using the normal and high-resolution timer modes.

Filter Order	Low Pass Filter Circuit	Stop Band Roll-Off Rate (in dB/ decade)	Filter Bandwidth (in rad/s)	Damping Ratio (ζ)
1st		-20	$BW = \frac{1}{\tau}$ where, $\tau = RC$	-
2nd	$V_{IN} \xrightarrow{R1} \begin{array}{c} R2 \\ \hline C1 \\ \hline \hline \end{array} \begin{array}{c} C2 \\ \hline \hline \end{array}$	-40	$BW = \omega_n \left( \left( 1 - 2\xi^2 \right) + \sqrt{4\xi^4 - 4\xi^2 + 2} \right)^{1/2}$ $\omega_n = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$	$\xi = \frac{(R_1C_1 + R_1C_2 + R_2C_2)}{2\sqrt{R_1C_1R_2C_2}}$
2nd		-40	$BW = \omega_{\eta} \left( \left( 1 - 2\xi^{2} \right) + \sqrt{4\xi^{4} - 4\xi^{2} + 2} \right)^{1/2}$ $\omega_{\eta} = \frac{1}{\sqrt{LC}}$	$\xi = \frac{R}{2} \cdot \sqrt{\frac{C}{L}}$

#### Table 2-1. First and Second Order Passive Low-Pass Filter Designs

Table 2-2 shows the filter designs used in the simulation analysis of the effective PWM DAC resolution vs.  $f_{PWM}$  frequency at various  $f_{CLOCK}$  frequencies.

Table 2-2. Low-Pass Filters Used in Simulation Analysis

Filter #	Filter Order	BW (in kHz)	Damping Ratio (ζ)	$\tau = \frac{1}{(2\pi \times BW)}$	Transfer Function Coefficient b = Numerator coefficient a = Denominator coefficient
1	1st	10	-	0.0000159	b = [1] a = [0.0000159 1]
2	1st	20	-	0.00008	b = [1] a = [0.000008 1]

Filter #	Filter Order	BW (in kHz)	Damping Ratio (ζ)	ωΠ = (2π × BW) (in rad/sec)	Transfer Function Coefficient b = Numerator Coefficient a = Denominator Coefficient
3	2nd	10	0.707	62830	b = [62830*62830] a = [1 2*0.707*62830 62830*62830]
4	2nd	20	0.707	125663	b = [125663*125663] a = [1 2*0.707*125663 125663*125663]
5	2nd	50	0.707	314159	b = [314159*314159] a = [1 2*0.707*314159 314159 *314159]
6	2nd	100	0.707	628318	b = [628318*628318] a = [1 2*0.707*628318 628318*628318]



Figure 2-5 shows the MATLAB simulations of the magnitude and phase response of all the filter designs listed in Table 2-2. From the first order (filter #1,2) and second order (filter #3,4,5,6) filter responses, it can be seen that higher order filters have better faster stop band roll-off rates, but longer phase delays.



Figure 2-5. Magnitude and Phase Response of Analog Filters Listed in



## **3 PWM DAC Resolution – Simulation Analysis**

This section discusses the PWM DAC effective resolution (which includes ripple uncertainty due to harmonic distortion plus duty-cycle resolution) simulation analysis with and without the high-resolution timer mode.

Harmonic distortion includes infinite summation of integer multiples of the fundamental frequency, and is theoretically challenging to compute. Therefore, in this case MATLAB/Simulink was used to determine the steady state ripple of the low-pass filter outputs and, then, applied towards the effective PWM DAC resolution analysis.



The PWM signal of  $1V_{p-p}$  amplitude and 50% duty cycle<sup>(1)</sup> is input to the MATLAB/Simulink low-pass filter block, and the ripple voltage on the steady state PWM DAC output is measured. Ripple uncertainty of the DAC output for a given is:

$$f_{PWM} \text{ frequency} = \frac{PWM \text{ DAC Steady State Output Ripple}}{1V_{p-p} \text{ PWM Amplitude}} = \frac{V_{ripple}}{V_{p-p}}$$
(2)

And, the duty cycle uncertainty of PWM DAC for a given  $f_{PWM}$  frequency =  $f_{CLOCK}$ 

Summing ripple uncertainty and duty-cycle uncertainty gives the total uncertainty.

Total uncertainty = ripple uncertainty + duty-cycle uncertainty  
Total uncertainty = 
$$V_{ripplo}$$
 from the

$$\frac{V_{ripple}}{V_{p-p}} + \frac{f_{PWM}}{f_{CLOCK}}$$

The effective DAC resolution is given by:

Effective DAC resolution (in bits) = 
$$\log_2 \left( \frac{1}{\text{Total Uncertainty}} \right)$$
  
=  $\log_2 \left( \frac{1}{\left( \frac{V_{ripple}}{V_{p-p}} + \frac{f_{PWM}}{f_{CLOCK}} \right)} \right)$ 

(3)

Figure 3-1 to Figure 3-6 show the effective PWM DAC resolution vs.  $f_{PWM}$  frequency at different  $f_{CLOCK}$  frequencies for various low-pass filter responses listed in Table 2-2.

It can be seen that DAC resolution at lower  $f_{PWM}$  frequencies is affected by the ripple uncertainty. And, at higher  $f_{PWM}$  frequencies it is evident that the duty-cycle resolution affects the effective PWM DAC resolution. At  $f_{PWM}$  frequencies lower than the filter cut-off frequency, the ripple magnitude is very high (as the first harmonic goes completely unfiltered), therefore, the effective PWM DAC resolution converges to zero. For a given  $f_{CLOCK}$  frequency, the optimum  $f_{PWM}$  frequency is where the DAC resolution curve peaks.



On comparing the high-resolution  $f_{CLOCK}$  curves ( $f_{CLOCK}$  = 128 MHz and 256 MHz) with the normal timer  $f_{CLOCK}$  curves ( $f_{CLOCK}$  = 16 MHz and 25 MHz), it is evident that using the high-resolution clock as the PWM timer clock source yields more resolution compared to the regular clock source. For example, using Filter#4 in Figure 3-4 (second order LPF with 20 kHz bandwidth), the maximum effective PWM DAC resolution using normal timer mode (with  $f_{CLOCK}$  = 16 MHz) is ~6 bits and when  $f_{CLOCK}$  = 256 MHz in high-resolution mode is used, the effective DAC resolution that can be achieved is ~9 bits. In this case, the high-resolution timer mode helps achieve ~3 additional bits of DAC resolution when compared to normal-timer mode.

<sup>(1)</sup> 50% duty cycle of the PWM input signal maximizes the energy of the n=1 harmonic. Refer to the *Appendix* section in *Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Controller* (SPRAA88), which shows the worst case duty-cycle derivation.



Figure 3-1. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #1 (Simulation)





Figure 3-2. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #2 (Simulation)



Figure 3-3. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #3 (Simulation)





Figure 3-4. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #4 (Simulation)





Figure 3-5. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #5 (Simulation)





Figure 3-6. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #6 (Simulation)

# 4 PWM DAC – Experimental Test Set-up and Analysis

C2 = 1 nF

Tests were conducted to ensure the experimental data matches the simulation results obtained in Section 3. Table 4-1 lists the filter designs that were implemented for the experimental test analysis.

Filter #	Filter Order	RC Component Values	t = RC	$BW = \frac{1}{\tau}$ where, $\tau = RC$ (in rad/s and Hz)		
2	1st	R = 1.69kΩ C = 4.7 nF	7.94 µs	125.9k rad/s 20.037 kHz		
Filter #	Filter Order	RC Component Values	$\xi = \frac{\text{Damping Ratio}}{2\sqrt{R_1C_1R_2C_2}}$	$\omega_n = \frac{1}{\sqrt{R_1 R_2 C_1 C_2}}$ (in rad/s)	$BW = \omega_n \left( (1 - 2\xi^2) + \sqrt{4\xi^4 - 4\xi^2 + 2} \right)^{1/2}$ (in rad/s and Hz)	
4	2nd	R1 = 51 Ω R2 = 5.11 kΩ C1 = 10 0nF	1.005	195.88k	126.07 krad/s 20.06 kHz	

#### Table 4-1. Low Pass Filter Designs Used in Experimental Test Set-Up

Filter #	Filter Order	RLC Component Values	Damping Ratio $\xi = \frac{R}{2} \cdot \sqrt{\frac{C}{L}}$	$\omega_n = \frac{1}{\sqrt{LC}}$ (in rad/s)	$BW = \omega_n \left( (1 - 2\xi^2) \cdot \sqrt{4\xi^4 - 4\xi^2 + 2} \right)^{1/2}$ With $\zeta = 0.707$ , BW = $\omega$ n (in rad/s and Hz)
6	2nd	R = 45.3 Ω L = 100 μH C = 100 nF	~0.707	316.22k	316.22k rad/s 50.3 kHz



#### 4.1 Effective PWM DAC Resolution

In the experimental set-up, PWM signal of  $3V_{p-p}$  and 50% duty cycle was generated from the MSP430 and input to filters listed in Table 4-1. The ripple on the PWM DAC output voltage was measured to calculate the ripple uncertainty. The f<sub>PWM</sub> frequency was varied from 10 kHz to 5 MHz to generate the effective DAC resolution curves for both the normal and high-resolution timer clocks used as PWM timer clock source (f<sub>CLOCK</sub>).

Figure 4-1 to Figure 4-3 show the experimental data of the effective PWM DAC resolution vs.  $f_{PWM}$  frequency at different  $f_{CLOCK}$  frequencies for various low-pass filter responses listed in Table 4-1. From the experimental analysis, it is evident that the experimental and simulation data match very closely.



Figure 4-1. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #2





Figure 4-2. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #4





Figure 4-3. Effective PWM DAC Resolution vs. f<sub>PWM</sub>, Filter #6

# 4.2 Monotonicity

Monotonicity refers to the ability of DAC analog output to move only in the same direction as the digital input code – that is, increase analog output voltage level with increase in input code and decrease analog output voltage level with decrease in input code. Figure 4-4 (a) and (b) show PWM DAC monotonicity curves where the PWM duty cycle was varied from 0 to maximum duty cycle value and vice versa. The DAC output voltage changes in only one direction. For this test case, Filter #4 with  $f_{PWM}$  = 512 kHz,  $f_{CLOCK}$ = 256 MHz and  $f_{update}$  = 8 kHz is used.

It can be seen that at PWM minimum and maximum duty cycles, the high-resolution timer reverts back to the default state of the timer PWM output mode. This is a known limitation of the Timer\_D high-resolution mode and is discussed in more detail in Section 5.



Figure 4-4. PWM DAC Monotonicity (a) Increasing PWM Duty Cycle (b) Decreasing PWM Duty Cycle



# 4.3 Settling Time

Settling time is the time taken for the DAC output voltage to settle, starting from when the input code changes. The DAC settling time should be less than the DAC update rate.

Figure 4-5 shows the worst case settling time of the PWM DAC when the PWM duty cycle was changed from 0 to maximum duty cycle count (256 MHz/500 kHz = 512 counts) using Filter #4.



#### Figure 4-5. PWM DAC Settling Time

In Figure 4-5, channel 1 represents the PWM DAC output and channel 2 represents PWM duty cycle count change from 0-100%, which is equivalent to 0 V-3 V PWM DAC change. It can be seen that the maximum DAC output level reached is not equivalent to 100% duty cycle of the PWM signal. This is due to the high-resolution timer generator limitation (discussed in Section 5). Accounting for the high-resolution Timer\_D limitation, the maximum voltage level in this case would be  $[3 V - (8/512) \times 3 V] \sim 2.95 V$  and the rise time of the PWM DAC output (10% to 90% of the final DAC output value) is 0.1\*2.95 V = 0.295 V to 0.9\*2.95 V = 2.655 V measured is  $\sim 26.4 \mu s$ .

The settling time for a given filter also represents the maximum updated duty-cycle frequency that can be applied to the PWM signal to ensure the PWM DAC output settles properly every time.



# 5 Limitations of Timer\_D High-Resolution Mode

The Timer\_D high-resolution clock is generated by the high-resolution clock generator, which can be operated in either the regulated mode or the free-running calibrated mode. In the regulated mode, a reference input clock is multiplied by the factor of either 8 or 16 (depending on the frequency of the reference clock). For example, 16 MHz reference clock (on-chip DCO clock or externally available clock) multiplied by a factor of 16 generates a 256 MHz high-resolution timer clock. And, in the free-running calibrated mode, the high-resolution clock calibration data (available for 64 MHz, 128 MHz, 200 MHz and 256 MHz) is applied to the high-resolution clock generator to generate the high-resolution timer clock. The multiplication factor of 8 or 16 is also required for the high-resolution clock-generator mode in free-running mode to configure the generator in the right frequency range.

The limitation associated with the Timer\_D high-resolution clock generator is that the first 8 or 16 PWM duty cycle counts (depending on whether the multiplication factor of 8 or 16 is used to generate the high-resolution timer clock) and the last 8 PWM duty cycle counts (regardless of the multiplication factor) use the default PWM-output mode state selected for the PWM signal. Figure 5-1 shows this high-resolution timer limitation at the output of the PWM DAC using Filter #4 (second order RC filter with 20 kHz bandwidth) with  $f_{PWM}$  = 512 kHz and  $f_{CLOCK}$  = 16 MHz x 16 = 256 MHz. The duty cycle is increased from 0x0 to 0x1FF and then decremented from 0x1FF to 0x0. In this case, the PWM OUTMOD 7 (RESET/set) is used, therefore, at minimum and maximum duty cycle counts, the PWM output defaults to the RESET state. Because the high-resolution clock generator is configured using a multiplication factor of 16, the first 16 high-resolution duty cycle counts default to the reset state.



Figure 5-1. High-Resolution PWM Duty-Cycle Range Limitation Using OUTMOD7

With timer PWM-output mode set to OUTMOD3 (SET/reset), the PWM output defaults to the SET state at the minimum and maximum PWM duty cycle counts (see Figure 5-2).



Figure 5-2. High-Resolution PWM Duty-Cycle Range Limitation Using OUTMOD3

This means there is a loss of resolution at the upper and lower ends of the DAC output range. This reduces the effective full-scale range of the DAC depending on the  $f_{PWM}$  frequency used. For example, with  $f_{CLOCK}$  = 16 MHz x 16 = 256 MHz, 16 high-resolution duty cycle counts are lost at the upper and lower end of the DAC output range due to this limitation. Table 5-1 shows that the %FSR of DAC lost due to this limitation increases with increasing  $f_{PWM}$  frequencies.

f <sub>РWM</sub>	# DAC Output Steps = f <sub>CLOCK</sub> / f <sub>PWM</sub>	% FSR of DAC Lost at Lower End of the Range = (16/#DAC Output Steps) x 100	% FSR of DAC Lost at Higher End of the Range = (8/#DAC Output Steps) x 100
100 kHz	2560	0.625%	0.3125%
500 kHz	512	3.125%	1.5625%
1 MHz	256	6.25%	3.125%

Table 5-1.	Timer	D High-	Resolution	Limitation:	DAC	Output	FSR vs	5. fpwm

This limitation can be accounted for by limiting the digital code and, in turn, the PWM duty cycle range at the minimum and maximum values. In most PWM DAC applications, the entire full scale range of the DAC is not used; in such cases, this limitation would not pose any restriction to the application. For example, in audio applications, most of the digital information is concentrated in the mid range and usually does not have digital information close to minimum/maximum duty-cycle values.



# 6 Supply-Voltage Drift Compensation

In battery powered applications, the battery charge decays over time. For PWM DAC operations, a steady supply voltage and PWM  $V_{p-p}$  signal (that represents a particular DAC output full-scale range) is required.

With the decaying battery charge, the supply voltage drops and, in turn, the  $V_{p-p}$  of the PWM signal also drops. In this case, the digital code that is output by the D/A converter will no longer represent the equivalent analog voltage at the PWM DAC output.

This issue can be overcome by either:

- Applying a steady supply voltage to the MSP430, which means an extra regulator is used in the system (adds to system cost) or replace the battery as soon as the battery voltage starts dropping below its nominal value (short battery life)
- Extending the battery life by compensating for the varying supply voltage during runtime

The supply-voltage drift can be compensated for by measuring the supply voltage on occasion and applying an equivalent offset to the digital code in the software if the battery voltage has decayed. In PWM DAC applications, the supply-voltage drift compensation is measured as a factor of the nominal battery voltage and needs to be applied to the digital code runtime. However, with decreasing battery voltage and equivalent drift compensation being applied, the effective full-scale range of the DAC also decreases. For example, if the nominal battery voltage = 3 V (which represents 100% effective FSR of DAC) and if the supply voltage drops to 2.8 V, then the effective %FSR is now 2.8 V/3 V \*100 = 93.3% total DAC FSR. As long as this reduced effective full-scale range is still acceptable by the PWM DAC application, the supply-voltage drift compensation can be applied to extend the battery life.

Consider,

V<sub>nominal supply</sub> = nominal battery voltage

V<sub>supply</sub> = battery voltage at any given instant

Then, the supply-voltage drift compensation ratio is calculated as:

Compensation ratio =  $\frac{V_{nominal\_supply}}{V_{supply}}$ 

(4)

Figure 6-1 shows the effective full-scale range of the PWM DAC for different supply voltage levels with supplyvoltage drift compensation applied. Depending on the effective DAC full-scale range acceptable by the PWM DAC application, the supply voltage level to which the battery can decay can be calculated.



Figure 6-1. Effective DAC Output Range With Supply-Voltage Drift Compensation

For example, if  $V_{nominal\_supply} = 3 V$  and PWM max duty cycle counts = 512, PWM duty cycle count of 256 represents 1.5 V analog. When battery voltage drops to  $V_{supply} = 2.8 V$ , PWM duty cycle counts of 256 no longer represents 1.5 V, but is equivalent to  $(2.8 \times 256)/512 = 1.4V$ . And, in order to compensate for this supply-voltage drift, the digital code of 256 should be multiplied with the compensation ratio =  $(V_{nominal\_supply}/V_{supply}) = 3 V/2.8 V = 1.07$ . After applying the correction ratio to the digital code, the update digital code is 1.07\*256 = 273. Now, the duty cycle count of 273 with  $V_{supply} = 2.8 V$  yields a PWM DAC output of  $(2.8*273)/512 \sim 1.5 V$ .

Because the MSP430 does not support floating-point numbers, the compensation ratio has to be represented as a fixed-point number multiplied by 10<sup>3</sup> or higher; depending on the number of bits required to represent the mantissa part of the floating-point number.

The supply-voltage drift compensation is applied by multiplying every PWM duty cycle digital code with the compensation ratio. This means a 16x16 unsigned multiply operation is required before every PWM duty cycle update. In order to reduce the number of computation cycles required to apply compensation, the hardware multiplier on MSP430 devices can be used to perform this operation.

Depending on the decay rate of the batteries used in the application, the supply voltage sampling rate can be determined.



# 7 References

- MSP430x5xx/MSP430x6xx Family User's Guide (SLAU208)
- MSP430F51x1, MSP430F51x2 Mixed Signal Microcontroller Data Sheet (SLAS619)
- Using PWM Output as a Digital-to-Analog Converter on a TMS320F280x Digital Signal Controller (SPRAA88)
- Using PWM Timer\_B as a DAC (SLAA116)

# A Design Considerations of PWM DAC Frequency Parameters

This section discusses the various frequency parameters that should be considered while designing a PWM DAC application. Figure A-1 below shows the entire A/D to D/A signal path.



In the figure above,	
f <sub>BW</sub> = Analog signal bandwidth	
f <sub>sample</sub> = Sampling frequency of the A/D converter	
f <sub>update</sub> = f <sub>sample</sub> = PWM duty cycle update frequency	
f <sub>PWM</sub> רי = Frequency of PWM signal input to the low pass filter	
f <sub>cut-off</sub> = Low pass Filter Cut-off frequency	
According to Nyquist criterion, $f_{\text{sample}} \ge 2 \times f_{\text{BW}}$	(a)
And for the PWM DAC operation, relation between $f_{\text{PWM}}$ and $f_{\text{update}}$ is:	
$f_{PWM} \ge f_{update}$	(b)
Combining the (a) and (b): $2 \times f_{BW} \leq f_{update} \text{ OR } f_{sample} \leq f_{PWM}$	

And, in order to reproduce the signal at the D/A output, the cutoff frequency of the low pass filter should be atleast the signal bandwidth. That is,  $f_{\text{cut-off}} \ge f_{\text{BW}}$ .



# **B** Associated Files

Table B-1 lists the associated PWM DAC C source files used in this application report. The header files contain the PWM DAC-based frequency configuration values used in the respective .c files.

C Source Files/Folders	Comments
Experimental Ripple Data	Filter2_Ripple.c, Filter4_Ripple.c, Filter6_Ripple.c and Ripple.h. Filter2_Ripple.c, Filter4_Ripple.c, Filter6_Ripple.c and Ripple.h. Ripple.h header file included in all FilterX_Ripple.c files. f <sub>PWM</sub> value in Ripple.h is varied in order to measure ripple amplitude at output for Figure 4-1 through Figure 4-3.
Monotonicity	Monotonicity.c and Monotonicity.h files – Figure 4-4
Settling Time	Settling.c and Settling.h files – Figure 4-5
High-Resolution Mode Limitation	Limitation.c and Limitation.h files – Figure 5-1 and Figure 5-2

#### Table B-1. Associated Files – C Source

In Monotonicty, settling time and high-resolution mode limitation codes, Timer\_A0 is used as an interval timer used to update the duty-cycle value of the PWM signal used for PWM DAC operation. Respective Timer\_D PWM duty-cycle values are updated within the Timer\_A0 ISR. The high-resolution timer clock is generated by using Timer\_D high-resolution generator in the regulated mode using the DCO clock as the reference clock input.

The timer PWM signals that have been used in the C source files for various filters have been selected per the schematic file *PWM DAC Board.pdf* (also included in the zip folder).

Table B-2 lists the MATLAB source files used in the simulation analysis.

MATLAB Files/Folder	Comments
Filter_Responses.m	First and second order filter response curves (magnitude and phase responses) - Figure 2-5
Duty cycle_Resolution.m	PWM DAC duty-cycle resolution with high-resolution and normal timer modes – Figure 2-2
Effective PWM DAC Resolution Folder:	This folder contains the MATLAB Simulink file d2a order2.mdl file and subfolders for each of the
d2a_order2.mdl	filter listed in Table 2-2. Frequency of the PWM block in the .mdl file is a variable. The ripple
• minmax.m	measured for various f <sub>PWM</sub> have been recorded in the respective excel sheets.
xOrder RC - ykHz BW.txt	The .txt files in the respective folders have the respective filter coeffifcients and instructions to
xOrder RC - ykHz BW.xls	follow before executing the .mdl file.
x_Order_RC_ykHz_BW.m	resolution vs. f <sub>PWM</sub> numbers (in Figure 3-1 through Figure 3-6) recorded in the excel spreadsheet.

#### Table B-2. Associated Files – MATLAB Source

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2022, Texas Instruments Incorporated