

# Upgrading From the ADS7813 to the ADS8513

Tom Hendrick

Precision Analog Applications

## ABSTRACT

This application report applies to current designs using the Texas Instruments ADS7813 device in a surface-mount SO-16 (DW) package. This document guides users of the ADS78xx device, with regards to potential compatibility issues that can be encountered when upgrading to the new ADS85xx part series.

## Contents

1	Package and Pin Compatibility .....	1
2	Electrical Compatibility .....	2
3	Functional and Timing Differences .....	2
4	Potential Application Issues .....	6

## List of Tables

1	Maximum Working Supply Voltage Differences .....	2
2	Different Input Capacitance Features .....	2
3	Comparison of Basic Timing Characteristics.....	3
4	Serial Timing Differences When Using Internal Clock (EXT/INT and CS LOW) .....	3
5	Serial Timing, External Clock, Clocking After the Conversion Completes (EXT/INT and CS LOW) .....	4
6	Serial Timing, External Clock, Clocking During the Next Conversion (EXT/INT and CS LOW) .....	4
7	Serial Timing, External Clock, Clocking After the Conversion Completes and During the Next Conversion (EXT/INT and CS LOW) .....	5
8	CS Timing .....	5

## 1 Package and Pin Compatibility

The ADS8513 device is designed to be fully pin-compatible with the surface mount SO-16 (DW package) version of the ADS7813 device. The updated chip features the same 40-KSPS throughput and the same analog input ranges with slightly lower power dissipation.

This table is hyperlinked to provide easy access to the associated ADS7813 and ADS8513 device data sheets. As new family products are added, this table will expand to include new part numbers.

### Current ADS78xx Family

ADS7813 – [SBAS043](#)

### New ADS85xx Family

ADS8513 – [SLAS486](#)

## 2 Electrical Compatibility

This section describes potential electrical compatibility issues.

### 2.1 Absolute MAX Voltage Input Changes

The new ADS85xx devices differ in the maximum working supply voltage as [Table 1](#) shows.

**Table 1. Maximum Working Supply Voltage Differences**

ADS78xx MAX Voltage Specification	
$V_{ANA}$	7 V
$V_{DIG}$	7 V
ADS85xx MAX Voltage Specification	
$V_{ANA}$	6 V
$V_{DIG}$	6 V

### 2.2 Input Impedance and Capacitance Changes

The new ADS85xx devices have the same typical input impedance based on the input range, but have different input capacitance features. The major differences are noted in [Table 2](#).

**Table 2. Different Input Capacitance Features**

PARAMETER	CONDITIONS (See Device Data Sheet)	78 SERIES			85 SERIES			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ADSxx13</b>								
Capacitance		35			45			pF

### 2.3 Performance Compatibility

The new ADS8513 device has performance characteristics that meet or exceed the specifications listed in the ADS7813 device data sheet ([SBAS043](#)). Primary interest regarding specific improvements depends on the actual application, but in general, all AC and DC specifications remain the same.

## 3 Functional and Timing Differences

These sections discuss the functionality and timing differences between the ADS7813 and ADS8513 devices.

### 3.1 Functional Compatibility

The ADS8513 device retains the same basic functionality of the ADS7813. There are no differences in the start of a conversion cycle or reading conversion data through the serial interface.

### 3.2 Timing Compatibility

Timing changes related to the ADS8513 device are discussed in detail throughout the [Comparison of the ADS7813 and ADS8513 Basic Conversion Timing Characteristics](#) section. Depending on the specific application, these timing changes may affect the drop in replacement or ease of use in designs or end systems currently using the ADS7813. A careful review of [Table 3](#) through [Table 8](#) will highlight the ADS7813 and ADS8513 timing differences.

### 3.3 Comparison of the ADS7813 and ADS8513 Basic Conversion Timing Characteristics

Table 3 provides a side-by-side comparison of the basic conversion timing differences between the ADS7813 and the ADS8513. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7813 serial interface designs.

**Table 3. Comparison of Basic Timing Characteristics**

SYMBOL	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Conversion Plus Acquisition Time			25			25	μs
t2	<b>CONV LOW to All Digital Inputs Stable</b>			<b>8</b>			<b>19</b>	μs
t3	<b>CONV LOW to Initiate a Conversion</b>	0.04			0.04		12	μs
t4	<b>BUSY Rising to Any Digital Input Active</b>	<b>0</b>			<b>5</b>			ns
t5	<b>CONV HIGH Prior to Start of Conversion (CONV high time)</b>	<b>2000</b>			<b>15</b>			ns
t6	BUSY LOW		19	20		18	20	μs
t7	<b>CONV LOW to BUSY LOW</b>		<b>85</b>	<b>120</b>		12	20	ns
t8	<b>Aperture Delay (CONV falling edge to actual conversion start)</b>		<b>40</b>			<b>5</b>		ns
t9	Conversion Time		18	20		18	20	μs
t10	<b>Conversion Complete to BUSY Rising</b>		<b>1.1</b>	<b>2</b>		<b>90</b>		ns
t11	Acquisition Time			<b>5</b>		<b>7</b>		μs

### 3.4 Comparison of ADS7813 and ADS8513 Internal Clock Serial Data Timing Characteristics

Table 4 provides a side-by-side comparison of the serial timing differences between the ADS7813 and the ADS8513 when using the internal conversion clock (read previous data during conversion). Refer to the [Using the Internal Serial Clock](#) section for other potential application issues. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7813 serial interface designs when using the internal data clock feature of the devices.

**Table 4. Serial Timing Differences When Using Internal Clock (EXT/INT and CS LOW)**

SYMBOL	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Conversion Plus Acquisition Time			25			25	μs
t12	<b>CONV LOW to Rising Edge of First Internal DATACLK</b>		<b>1.4</b>			<b>2.0</b>		μs
t13	<b>Internal DATACLK HIGH</b>	<b>250</b>	<b>350</b>	<b>500</b>	<b>300</b>	<b>410</b>	<b>425</b>	ns
t14	<b>Internal DATACLK LOW</b>	<b>600</b>	<b>760</b>	<b>875</b>	<b>300</b>	<b>410</b>	<b>425</b>	ns
t15	<b>Internal DATACLK Period</b>		<b>1.1</b>		<b>0.6</b>	<b>0.82</b>	<b>0.85</b>	μs
t16	<b>DATA Valid to Internal DATACLK Rising</b>	<b>20</b>			<b>150</b>	<b>204</b>		ns
t17	<b>Internal DATACLK Falling to DATA Not Valid</b>	<b>400</b>			<b>150</b>	<b>208</b>		ns
t18	<b>Falling Edge of Last DATACLK to BUSY Rising</b>		<b>0.8</b>			<b>4.4</b>	<b>5</b>	μs

### 3.5 Comparison of ADS7813 and ADS8513 External Data Clock Serial Timing Characteristics

The next four sections show the timing relationships of the ADS7813 and ADS8513 with the application of an external serial I/O clock. Refer to the [Using the External Serial Clock](#) section for other potential application issues.

#### 3.5.1 Reading Data After a Conversion Completes

Table 5 provides a side-by-side comparison of the serial timing differences between the ADS7813 and the ADS8513 when using an external clock to read data after a conversion cycle is completed. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7813 designs.

**Table 5. Serial Timing, External Clock, Clocking After the Conversion Completes (EXT/INT and CS LOW)**

SYMBOL	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Conversion Plus Acquisition Time			25			25	μs
t4	<b>BUSY</b> Rising to Any Digital Input Active	<b>0</b>			<b>5</b>			ns
t5	<b>CONV HIGH</b> Prior to Start of Conversion <b>CONV</b> ( high time)	<b>2000</b>			<b>15</b>			ns
t19	External DATACLK Rising to DATA Not Valid	<b>15</b>			<b>4</b>	<b>14</b>		ns
t20	External DATACLK Rising to DATA Valid		<b>55</b>	<b>85</b>	<b>2</b>	<b>12</b>	<b>20</b>	ns
t21	External DATACLK HIGH	<b>50</b>			<b>15</b>			ns
t22	External DATACLK LOW	<b>50</b>			<b>15</b>			ns
t23	External DATACLK Period	<b>100</b>			<b>35</b>			ns

#### 3.5.2 Read Data During the Next Conversion

Table 6 provides a side-by-side comparison of the serial timing differences between the ADS7813 and the ADS8513 when using an external clock to read previous conversion results during the current conversion cycle. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7813 serial interface designs when using this operating mode.

**Table 6. Serial Timing, External Clock, Clocking During the Next Conversion (EXT/INT and CS LOW)**

SYMBOL	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Conversion Plus Acquisition Time			25			25	μs
t2	<b>CONV LOW</b> to All Digital Inputs Stable			<b>8</b>			<b>19</b>	μs
t19	External DATACLK Rising to DATA Not Valid	<b>15</b>			<b>4</b>	<b>14</b>		ns
t20	External DATACLK Rising to DATA Valid		<b>55</b>	<b>85</b>	<b>2</b>	<b>12</b>	<b>20</b>	
t21	External DATACLK HIGH	<b>50</b>			<b>15</b>			ns
t22	External DATACLK LOW	<b>50</b>			<b>15</b>			ns
t23	External DATACLK Period	<b>100</b>			<b>35</b>			ns
t24	<b>CONV LOW</b> to External DATACLK Active	<b>100</b>			<b>15</b>			ns
t25	External DATACLK LOW or CS HIGH to <b>BUSY</b> Rising	<b>2</b>					<b>1</b>	μns

### 3.5.3 Read Data After Conversion and During the Next Conversion

Table 7 provides a side-by-side comparison of the serial timing differences between the ADS7813 and the ADS8513 when using an external clock to read data which spans two acquisition cycles. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7813 serial interface designs when using an external serial clock to read data in this manner.

**Table 7. Serial Timing, External Clock, Clocking After the Conversion Completes and During the Next Conversion (EXT/INT and CS LOW)**

SYMBOL ADS7813 / ADS8513	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t4	$\overline{\text{BUSY}}$ Rising to Any Digital Input Active	<b>0</b>			5			ns
t5	$\overline{\text{CONV}}$ HIGH Prior to Start of Conversion ( $\overline{\text{CONV}}$ high time)	<b>2000</b>			15			ns
t24	$\overline{\text{CONV}}$ LOW to External DATACLK Active	<b>100</b>			15			ns
t25	External DATACLK LOW or $\overline{\text{CS}}$ HIGH to $\overline{\text{BUSY}}$ Rising	<b>2</b>					<b>1</b>	$\mu\text{s}$

### 3.6 Chip Select Timing

Table 8 provides a comparison of the chip select timing differences between the ADS7813 and the ADS8513. The  $\overline{\text{CS}}$  input allows the digital outputs of the ADS78/8513 to be disabled and gates the external DATACLK signal when EXT/INT is HIGH.

**Table 8.  $\overline{\text{CS}}$  Timing**

SYMBOL ADS7813 / ADS8513	DESCRIPTION	ADS7813			ADS8513			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t26	$\overline{\text{CS}}$ LOW to Digital Outputs Enabled	<b>85</b>			15			ns
t27	$\overline{\text{CS}}$ HIGH to Digital Outputs Disabled	<b>85</b>			15			ns

## **4 Potential Application Issues**

### **4.1 Using the Internal Serial Clock**

When operating the new ADS8513 device in the internal DATACLK operating mode, a user may notice an impact on reading serial data either on the rising clock or on the falling clock edges. In the ADS7813 device, the internal data clock was framed by the output data to provide significantly longer valid data times with respect to the rising clock edge. With the ADS8513, valid data times with respect to the rising clock edge are reduced from 760 ns typical to 410 ns typical. Valid data with respect to the falling clock edge have increased by 60 ns typical.

### **4.2 Using the External Serial Clock**

When operating the new ADS8513 device with an external serial clock, it is important to ensure the clock is low at the application of the  $\overline{\text{CONV}}$  signal. The ADS8513 operates properly when configured with an SPI processor using CPOL=0 and CPHA=1 (SCLK dwells low and data is read on the falling SCLK). The ADS7813 device released its MSB regardless of the state of the SCLK upon the application of  $\overline{\text{CONV}}$ , the ADS8513 does not release the MSB if SCLK is high when  $\overline{\text{CONV}}$  goes low.

### **4.3 Multiplexed Analog Inputs**

Applications that require multiple channels often do so by adding a multiplexor to the analog input of the ADC. Multiplexed input applications should avoid switching the analog input during the conversion process as noise on the input could degrade the conversion results. To avoid potential issues, consider using the rising edge of BUSY to signal the analog multiplexer.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated