

# **Upgrading From ADS7806/07 To ADS8506/07 Devices**

Tom Hendrick

*Precision Analog Applications*

## **ABSTRACT**

The information in this application report is for current applications using the Texas Instruments ADS7806/07 devices in a surface-mount SO-28 (DW) package. This document helps users with ADS78xx devices through potential compatibility issues when upgrading to the new ADS85xx part series.

### **Contents**

1	Package and Pin Compatibility .....	1
2	Electrical Compatibility .....	1
3	Functional and Timing Differences .....	2
4	Potential Application Issues .....	6

### **List of Tables**

1	Maximum Working Supply Voltage Differences .....	2
2	Different Input Capacitance Features .....	2
3	ADS78/8506 Parallel Timing Differences .....	3
4	ADS78/8507 Parallel Timing Differences .....	3
5	ADS78/8506 Serial Timing Differences When Using Internal Conversion Clock .....	4
6	ADS78/8507 Serial Timing Differences When Using Internal Conversion Clock .....	4
7	Serial Timing Differences When Using External Clock to Read Previous Data During Conversion Cycle .....	5
8	Serial Timing Differences When Using External Clock to Read Data Following Conversion Cycle .....	5

## **1 Package and Pin Compatibility**

The ADS8506/07 devices are designed to be fully pin-compatible with the surface mount SO-28 (DW package) version of the ADS7806/07 devices. The updated chip features the same 40-KSPS throughput and the same analog input ranges, with slightly lower power dissipation.

This table is hyperlinked to provide easy access to the associated ADS7806/07 and ADS8506/07 device data sheets. As new family products are added, this table will be expanded to include the new parts.

### **Current ADS78xx Family**

ADS7806 – [SBAS021](#)  
ADS7807 – [SBAS022](#)

### **New ADS85xx Family**

ADS8506 – [SLAS484](#)  
ADS8507 – [SLAS381](#)

## **2 Electrical Compatibility**

This section describes potential electrical compatibility issues.

## 2.1 Absolute MAX Voltage Input Changes

The new ADS85xx devices differ in the maximum working supply voltage as [Table 1](#) shows.

**Table 1. Maximum Working Supply Voltage Differences**

ADS78xx MAX Voltage Specification	
$V_{ANA}$	7 V
$V_{DIG}$	7 V
ADS85xx MAX Voltage Specification	
$V_{ANA}$	6 V
$V_{DIG}$	6 V

## 2.2 Input Impedance and Capacitance Changes

The new ADS85xx devices have the same typical input impedance based on the input range, but have different input capacitance features. The major differences are noted in [Table 2](#).

**Table 2. Different Input Capacitance Features**

PARAMETER	CONDITIONS	78xx SERIES			85xx SERIES			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
<b>ADSxx06/07</b>								
Capacitance			35			45		pF
Impedance	±10-V Range		45.7			45.7		kΩ
	0V to 5V Range		20.0			20.0		kΩ
	0V to 4V Range		21.4			21.4		kΩ

## 2.3 Performance Compatibility

The new ADS8506/07 devices have performance characteristics that meet or exceed the specifications listed in the ADS7806/07 device data sheets. Primary interest regarding specific improvements depends on the actual application, but in general, all AC and DC specifications remain the same.

## 3 Functional and Timing Differences

These sections discuss the functionality and timing differences between the ADS7806/07 and the ADS8506/07 devices.

### 3.1 Functional Compatibility

The ADS8506/07 devices retain the same basic functionality of the ADS7806/07. There are no differences in the start of a conversion cycle, reading conversion data (either serially or through the parallel interface), or daisy-chain (TAG) operation.

The ADS8506/07 devices do not have the same QSPI™ interface as described in the ADS7806/07 Applications Information sections of the [SBAS021](#) and [SBAS022](#) data sheets. The ADS8506/07 do not offer the same tri-state capability to output serial data on the D7 pin.

### 3.2 Timing Compatibility

Timing changes related to the ADS8506/07 devices are discussed in detail throughout the next section. Depending on the specific application, these timing changes may affect the drop in replacement or ease of use in designs or end systems currently using the ADS7806/07. A careful review of [Table 3](#) through [Table 8](#), highlights the timing differences between the ADS7806/07 and ADS8506/07 devices.

### 3.3 Comparison of the ADS7806/07 and ADS8506/07 Parallel Timing Characteristics

Table 3 provides a side-by-side comparison of the parallel timing differences between the ADS7806 and the ADS8506. The **bold text** items show the timing differences which are most likely to have an impact on current ADS78/8506 designs.

**Table 3. ADS78/8506 Parallel Timing Differences**

SYMBOL	DESCRIPTION	ADS7806			ADS8506			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Convert Pulse Width	0.04		12	0.04		12	μs
<b>t2</b>	<b>Data Valid Delay after R/C LOW</b>		<b>14.7</b>	<b>20</b>		<b>13.5</b>	<b>15</b>	μs
t3	BUSY Delay from Start of Conversion			85			85	ns
<b>t4</b>	<b>BUSY LOW</b>		<b>14.7</b>	<b>20</b>		<b>13.5</b>	<b>15</b>	μs
t5	BUSY Delay after End of Conversion		90			90		ns
t6	Aperture Delay		40			40		ns
<b>t7</b>	<b>Conversion Time</b>		<b>14.7</b>	<b>20</b>		<b>13.5</b>	<b>15</b>	μs
<b>t8</b>	<b>Acquisition Time</b>			<b>5</b>		<b>11.5</b>		μs
t9	Bus Relinquish Time	10		83	10		83	ns
t10	BUSY Delay after Data Valid	20	60		20	60		ns
<b>t11</b>	<b>Previous Data Valid after Start of Conversion</b>	<b>12</b>	<b>14.7</b>			<b>13.5</b>	<b>15</b>	μs
t12	Bus Access Time and BYTE Delay			83		10	83	ns
t21	R/C to CS Setup Time	10			10			ns
t7 + t8	Throughput Time			25			25	μs

Table 4 provides a side-by-side comparison of the parallel timing differences between the ADS7807 and the ADS8507. The **bold text** items show the timing differences which are most likely to have an impact on current ADS78/8507 designs.

**Table 4. ADS78/8507 Parallel Timing Differences**

SYMBOL	DESCRIPTION	ADS7807			ADS8507			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1	Convert Pulse Width	0.04		12	0.04		12	μs
<b>t2</b>	<b>Data Valid Delay after R/C LOW</b>		<b>19</b>	<b>20</b>		<b>18</b>	<b>20</b>	μs
t3	BUSY Delay from Start of Conversion			85			85	ns
t4	BUSY LOW		19	20		19	20	μs
t5	BUSY Delay after End of Conversion		90			90		ns
t6	Aperture Delay		40			40		ns
t7	Conversion Time		19	20	19	20		μs
t8	Acquisition Time			5		5		μs
t9	Bus Relinquish Time	10		83	10		83	ns
t10	BUSY Delay after Data Valid	20	60		20	60		ns
<b>t11</b>	<b>Previous Data Valid after Start of Conversion</b>	<b>12</b>	<b>19</b>		<b>12</b>	<b>18</b>		μs
t12	Bus Access Time and BYTE Delay			83			83	ns
t21	R/C to CS Setup Time	10			10			ns
t7 + t8	Throughput Time			25			25	μs

### 3.4 Comparison of ADS7806/07 and ADS8506/07 Internal Data Clock Serial Timing Characteristics

Table 5 provides a side-by-side comparison of the serial timing differences between the ADS7806 and the ADS8507, when using the internal conversion clock (read previous data during conversion). The **bold text** items show the timing differences which are most likely to have an impact on current ADS7806 serial interface designs when using the internal data clock and TAG tied low.

**Table 5. ADS78/8506 Serial Timing Differences When Using Internal Conversion Clock**

SYMBOL ADS7806 / ADS8506	DESCRIPTION	ADS7806			ADS8506			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1 / t <sub>w1</sub>	Convert Pulse Width	0.04		12	0.04		12	μs
t4 / t <sub>w2</sub>	<b>BUSY Low</b>		<b>14.7</b>	<b>20</b>		<b>13.5</b>	<b>15</b>	μs
t7 / t <sub>conv</sub>	<b>Conversion Time</b>		<b>14.7</b>	<b>20</b>		<b>13.5</b>	<b>15</b>	μs
t8 / t <sub>acq</sub>	<b>Acquisition Time</b>			<b>5</b>	<b>10</b>	<b>11.5</b>		μs
t13 / t <sub>d4</sub>	<b>Start of Conversion to DATACLK Delay</b>		<b>1.4</b>			<b>0.204</b>		μs
t14 / t <sub>c1</sub>	<b>DATACLK Period</b>		<b>1.1</b>		<b>0.6</b>	<b>0.82</b>	<b>0.85</b>	μs
t15 / t <sub>d5</sub>	<b>Data Valid to DATACLK HIGH Delay</b>	<b>20</b>	<b>75</b>		<b>150</b>	<b>204</b>		ns
t16 / t <sub>d6</sub>	<b>Data Valid to DATACLK LOW Delay</b>	<b>400</b>	<b>600</b>		<b>150</b>	<b>208</b>		ns
t7 + t8 t <sub>conv</sub> + t <sub>acq</sub>	Throughput Time			25			25	μs

Table 6 provides a side-by-side comparison of the serial timing differences between the ADS7807 and the ADS8507, when using the internal conversion clock (read previous data during conversion). The **bold text** items show the timing differences which are most likely to have an impact on current ADS7807 serial interface designs when using the internal data clock and TAG tied low.

**Table 6. ADS78/8507 Serial Timing Differences When Using Internal Conversion Clock**

SYMBOL ADS7807 / ADS8507	DESCRIPTION	ADS7807			ADS8507			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1 / t <sub>w1</sub>	Convert Pulse Width	0.04		12	0.04		12	μs
t4 / t <sub>w2</sub>	<b>BUSY Low</b>		<b>19</b>	<b>20</b>		<b>18</b>	<b>20</b>	μs
t7 / t <sub>conv</sub>	<b>Conversion Time</b>		<b>19</b>	<b>20</b>		<b>18</b>	<b>20</b>	μs
t8 / t <sub>acq</sub>	<b>Acquisition Time</b>			<b>5</b>	<b>5</b>	<b>7</b>		μs
t13 / t <sub>d4</sub>	<b>Start of Conversion to DATACLK Delay</b>		<b>1.4</b>			<b>0.270</b>		μs
t14 / t <sub>c1</sub>	<b>DATACLK Period</b>		<b>1.1</b>		<b>0.6</b>	<b>0.82</b>	<b>0.85</b>	μs
t15 / t <sub>d5</sub>	<b>Data Valid to DATACLK HIGH Delay</b>	<b>20</b>	<b>75</b>		<b>15</b>	<b>35</b>		ns
t16 / t <sub>d6</sub>	<b>Data Valid to DATACLK LOW Delay</b>	<b>400</b>	<b>600</b>		<b>20</b>	<b>35</b>		ns
t7 + t8 t <sub>conv</sub> + t <sub>acq</sub>	Throughput Time			25			25	μs

### 3.5 Comparison of ADS7806/07 and ADS8506/07 External Data Clock Serial Timing Characteristics

These sections show the various timing relationships among the ADS7806/07 and ADS8506/07 devices with the application of an external serial I/O clock.

#### 3.5.1 Read Previous Data During Conversion

Table 7 provides a side-by-side comparison of the serial timing differences between the ADS7806/07 and the ADS8506/07 when using an external clock to read previous data *during* a conversion cycle. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7806/07 designs.

**Table 7. Serial Timing Differences When Using External Clock to Read Previous Data During Conversion Cycle**

SYMBOL ADS7806/07 / ADS8506/07	DESCRIPTION	ADS7806/07			ADS8506/07			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1 / t <sub>w1</sub>	Convert Pulse Width	0.04		12	0.04		12	μs
t3 / t <sub>d1</sub>	<b>BUSY Delay from Start of Conversion</b>			<b>85</b>		12	<b>20</b>	ns
t17 / t <sub>c2</sub>	<b>External DATACLK Period</b>	<b>100</b>			<b>35</b>			ns
t18 / t <sub>w3</sub>	<b>External DATACLK High</b>	<b>40</b>			<b>15</b>			ns
t19 / t <sub>w4</sub>	<b>External DATACLK Low</b>	<b>50</b>			<b>15</b>			ns
t20 / t <sub>su1</sub>	<b>CS and R/C to External DATACLK Setup</b>	<b>25</b>			<b>15</b>			ns
t21 / t <sub>su2</sub>	R/C to CS Setup Time	10			10			ns
t22 / t <sub>d8</sub>	<b>Valid Data after DATACLK HIGH</b>	<b>25</b>			<b>2</b>		<b>20</b>	ns

#### 3.5.2 Read Data After Conversion

Table 8 provides a side-by-side comparison of the serial timing differences between the ADS7806/07 and the ADS8506/07 devices when using an external clock to read data *following* a conversion cycle. The **bold text** items show the timing differences which are most likely to have an impact on current ADS7806/07 serial interface designs when using the external clock.

**Table 8. Serial Timing Differences When Using External Clock to Read Data Following Conversion Cycle**

SYMBOL ADS7806/07 / ADS8506/07	DESCRIPTION	ADS7806/07			ADS8506/07			UNIT
		MIN	TYP	MAX	MIN	TYP	MAX	
t1 / t <sub>w1</sub>	Convert Pulse Width	0.04		12	0.04		12	μs
t3 / t <sub>d1</sub>	<b>BUSY Delay from Start of Conversion</b>			<b>85</b>		12	<b>20</b>	ns
t17 / t <sub>c2</sub>	<b>External DATACLK Period</b>	<b>100</b>			<b>35</b>			ns
t18 / t <sub>w3</sub>	<b>External DATACLK High</b>	<b>40</b>			<b>15</b>			ns
t19 / t <sub>w4</sub>	<b>External DATACLK Low</b>	<b>50</b>			<b>15</b>			ns
t20 / t <sub>su1</sub>	<b>CS and R/C to External DATACLK Setup</b>	<b>25</b>			<b>15</b>			ns
t21 / t <sub>su3</sub>	R/C to CS Setup Time	10			10			ns
t22 / t <sub>d8</sub>	<b>Valid Data after DATACLK HIGH</b>	<b>25</b>			<b>2</b>		<b>20</b>	ns

## **4 Potential Application Issues**

### **4.1 Parallel Mode Operation**

The new ADS8506/07 devices, operating in the parallel mode, should not have any major impact on the current ADS7806/07 designs. The timing parameters and operating modes are nearly identical. If issues are identified, they will be discussed in publication updates.

### **4.2 Serial Modes of Operation**

When operating the new ADS8506/07 device in the internal DATACLK operating mode, a user may notice that an impact on reading serial data on either the rising clock or the falling clock edges. In the ADS7806/07 device, the internal data clock was framed by the output data in order to provide significantly longer hold times to the falling DATACLK edge. In the ADS8506/07 devices, the setup and hold times of the output data are essentially equalized to 35 ns typical. If issues are identified, they will be discussed in updates of this publication.

As mentioned in the Functional Compatibility ([Section 3.1](#)), the ADS8506 and ADS8507 devices do not provide the same tri-state capability to offer serial data output on D7 (pin 9). Applications that require tri-stable SDO need to modify the circuitry to include an external buffer such as a SN74 series single bus buffer gate. Members of the 1G125 single gate bus buffer family offer an  $\overline{OE}$  input pin which, when used in conjunction with the ADS8506/07  $\overline{CS}$  input, provides tri-state capabilities on a shared serial data bus.

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

<b>Products</b>		<b>Applications</b>	
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>	Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>	Automotive	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>	Broadband	<a href="http://www.ti.com/broadband">www.ti.com/broadband</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>	Digital Control	<a href="http://www.ti.com/digitalcontrol">www.ti.com/digitalcontrol</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>	Military	<a href="http://www.ti.com/military">www.ti.com/military</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>	Optical Networking	<a href="http://www.ti.com/opticalnetwork">www.ti.com/opticalnetwork</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>	Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>	Telephony	<a href="http://www.ti.com/telephony">www.ti.com/telephony</a>
Low Power Wireless	<a href="http://www.ti.com/lpw">www.ti.com/lpw</a>	Video & Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>
		Wireless	<a href="http://www.ti.com/wireless">www.ti.com/wireless</a>

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2007, Texas Instruments Incorporated