Functional Safety Information

UCC27624-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

| 1 Overview | 2 |
|---|---|
| 2 Functional Safety Failure In Time (FIT) Rates | |
| 2.1 D Package | |
| 2.2 DGN Package | |
| 2.3 DSD Package | |
| 3 Failure Mode Distribution (FMD) | |
| 4 Pin Failure Mode Analysis (Pin FMA) | |
| 5 Revision History | |
| | |

Trademarks

All trademarks are the property of their respective owners.



1 Overview

This document contains information for the UCC27624-Q1 (D, DGN, and DSD packages) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- · Component failure modes and distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The UCC27624-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2

2 Functional Safety Failure In Time (FIT) Rates

2.1 D Package

This section provides functional safety failure in time (FIT) rates for the D package of the UCC27624-Q1 based on two different industry-wide used reliability standards:

- Table 2-1 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-2 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

| FIT IEC TR 62380 / ISO 26262 | FIT (Failures Per 10 ⁹ Hours) |
|------------------------------|--|
| Total component FIT rate | 13 |
| Die FIT rate | 5 |
| Package FIT rate | 8 |

The failure rate and mission profile information in Table 2-1 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: Motor control from table 11 or figure 16
- Power dissipation: 200mW
- Climate type: World-wide table 8 or figure 13
- Package factor (lambda 3): Table 17b or figure 15
- · Substrate material: FR4
- · EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

| Table | Category | Reference FIT Rate | Reference Virtual T _J |
|-------|---|--------------------|----------------------------------|
| 5 | CMOS, BICMOS Digital, analog, or mixed | 20 FIT | 55°C |

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-2 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.2 DGN Package

This section provides functional safety failure in time (FIT) rates for the DGN package of the UCC27624-Q1 based on two different industry-wide used reliability standards:

- Table 2-3 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-4 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-3. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

| FIT IEC TR 62380 / ISO 26262 | FIT (Failures Per 10 ⁹ Hours) |
|------------------------------|--|
| Total component FIT rate | 9 |
| Die FIT rate | 5 |
| Package FIT rate | 4 |

The failure rate and mission profile information in Table 2-3 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

• Mission profile: Motor control from table 11 or figure 16

· Power dissipation: 500mW

Climate type: World-wide table 8 or figure 13
Package factor (lambda 3): Table 17b or figure 15

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-4. Component Failure Rates per Siemens Norm SN 29500-2

| Table | Category | Reference FIT Rate | Reference Virtual T _J |
|-------|---|--------------------|----------------------------------|
| 5 | CMOS, BICMOS Digital, analog, or mixed | 20 FIT | 55°C |

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-4 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



2.3 DSD Package

This section provides functional safety failure in time (FIT) rates for the DGN package of the UCC27624-Q1 based on two different industry-wide used reliability standards:

- Table 2-5 provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- Table 2-6 provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-5. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

| FIT IEC TR 62380 / ISO 26262 | FIT (Failures Per 10 ⁹ Hours) |
|------------------------------|--|
| Total component FIT rate | 10 |
| Die FIT rate | 6 |
| Package FIT rate | 4 |

The failure rate and mission profile information in Table 2-5 comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

Mission profile: Motor control from table 11 or figure 16

Power dissipation: 500mW

Climate type: World-wide table 8 or figure 13
Package factor (lambda 3): Table 17b or figure 15

Substrate material: FR4EOS FIT rate assumed: 0 FIT

Table 2-6. Component Failure Rates per Siemens Norm SN 29500-2

| Table | Category | Reference FIT Rate | Reference Virtual T _J |
|-------|---|--------------------|----------------------------------|
| 5 | CMOS, BICMOS Digital, analog, or mixed | 20 FIT | 55°C |

The reference FIT rate and reference virtual T_J (junction temperature) in Table 2-6 come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.



3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the UCC27624-Q1 in Table 3-1 comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

| Die Failure Modes | Failure Mode Distribution (%) |
|-------------------|-------------------------------|
| OUTA stuck low | 8 |
| OUTB stuck low | 8 |
| OUTA stuck high | 8 |
| OUTB stuck high | 8 |
| OUTA unknown | 8 |
| OUTB unknown | 8 |
| UVLO stuck low | 2 |
| UVLO stuck high | 2 |
| UVLO unknown | 2 |
| ENA stuck high | 1 |
| ENA stuck low | 1 |
| ENA unknown | 1 |
| Others, no impact | 43 |



4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the UCC27624-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see Table 4-2)
- Pin open-circuited (see Table 4-3)
- Pin short-circuited to an adjacent pin (see Table 4-4)
- Pin short-circuited to supply (see Table 4-5)

Table 4-2 through Table 4-5 also indicate how these pin conditions can affect the device as per the failure effects classification in Table 4-1.

Table 4-1. TI Classification of Failure Effects

| Class | Failure Effects |
|-------|--|
| А | Potential device damage that affects functionality. |
| В | No device damage, but loss of functionality. |
| С | No device damage, but performance degradation. |
| D | No device damage, no impact to functionality or performance. |

Figure 4-1, Figure 4-2, and Figure 4-3 show the UCC27624-Q1 pin diagrams. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the UCC27624-Q1 data sheet.




Figure 4-1. D Package Pin Diagram




Figure 4-2. DGN Package Pin Diagram




Figure 4-3. DSD Package Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Pin 1 shorted to pin 8 and pin 4 shorted to pin 5 are not considered.
- The case of a short-circuit to supply is analyzed as a short to VDD.

Revision History Www.ti.com

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

| Pin Name | Pin No. | Description of Potential Failure Effects | |
|----------|---------|--|---|
| ENA | 1 | The ENA function is disabled. OUTA does not respond to INA. | В |
| INA | 2 | The INA function is lost. OUTA is stuck low. | В |
| GND | 3 | No impact. | D |
| INB | 4 | The INB function is lost. OUTB is stuck low. | В |
| OUTB | 5 | OUTB is stuck low. OUTB is short circuited if INB is commanded High. | Α |
| VDD | 6 | There is a VDD undervoltage. OUTA and OUTB are off. | В |
| OUTA | 7 | OUTA is stuck low. OUTA is short circuited if INA is commanded <i>High</i> . | Α |
| ENB | 8 | The ENB function is disabled. OUTB does not respond to INB. | В |

Table 4-3. Pin FMA for Device Pins Open-Circuited

| Pin Name | Pin No. | Description of Potential Failure Effects | Failure Effect Class |
|----------|---------|---|----------------------------|
| ENA | 1 | OUTA is always enabled. OUTA responds to INA. | В |
| INA | 2 | The INA function is lost. OUTA is stuck low. | В |
| GND | 3 | The state of OUTA and OUTB are unknown. | В |
| INB | 4 | The INB function is lost. OUTB is stuck low. | В |
| OUTB | 5 | OUTB is disconnected from the power FET. | В |
| VDD | 6 | There is a VDD undervoltage. OUTA and OUTB are off. | В |
| OUTA | 7 | OUTA is disconnected from the power FET. | В |
| ENB | 8 | OUTB is always enabled. OUTB responds to INB. | В |

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

| Pin Name | Pin No. | Shorted to | Description of Potential Failure Effects | Failure Effect Class |
|----------|---------|------------|--|----------------------------|
| ENA | 1 | INA | ENA cannot override the INA command. OUTA responds to INA. | В |
| INA | 2 | GND | OUTA is stuck low. | В |
| GND | 3 | INB | OUTB is stuck low. | В |
| OUTB | 5 | VDD | OUTB is stuck high. | А |
| VDD | 6 | OUTA | OUTA is stuck high. | А |
| OUTA | 7 | ENB | The ENB function depends on the state of INA (OUTA). | В |

Table 4-5. Pin FMA for Device Pins Short-Circuited to Supply

| Pin Name | Pin No. | Description of Potential Failure Effects | Failure Effect Class |
|----------|---------|---|----------------------------|
| ENA | 1 | OUTA is always enabled. OUTA responds to INA. | |
| INA | 2 | OUTA is stuck high. | В |
| GND | 3 | The power supply is short circuited. | В |
| INB | 4 | OUTB is stuck high. | В |
| OUTB | 5 | OUTB is stuck high. | Α |
| VDD | 6 | No impact. | D |
| OUTA | 7 | OUTA is stuck high. | Α |
| ENB | 8 | OUTB is always enabled. OUTB responds to INB | В |

5 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.



Revision History www.ti.com

| DATE | REVISION | NOTES |
|-----------|----------|-----------------|
| July 2025 | * | Initial Release |

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated