

LM5123-Q1

Functional Safety FIT Rate, FMD and Pin FMA



Table of Contents

1 Overview.....	2
2 Functional Safety Failure In Time (FIT) Rates.....	3
3 Failure Mode Distribution (FMD).....	4
4 Pin Failure Mode Analysis (Pin FMA).....	5

Trademarks

All trademarks are the property of their respective owners.

1 Overview

This document contains information for the LM5123-Q1 (WQFN package) to aid in a functional safety system design. Information provided are:

- Functional safety failure in time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

The LM5123-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

2 Functional Safety Failure In Time (FIT) Rates

This section provides functional safety failure in time (FIT) rates for the LM5123-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 ⁹ Hours)
Total component FIT rate	16
Die FIT rate	7
Package FIT rate	9

The failure rate and mission profile information in [Table 2-1](#) comes from the reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission profile: motor control from table 11
- Power dissipation: 800 mW
- Climate type: world-wide table 8
- Package factor (λ_3): table 17b
- Substrate material: FR4
- EOS FIT rate assumed: 0 FIT

Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2

Table	Category	Reference FIT Rate	Reference Virtual T _J
5	CMOS/BICMOS ASICs Analog and Mixed HV >50V supply	30	75°C

The reference FIT rate and reference virtual T_J (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for the LM5123-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity, and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures resulting from misuse or overstress.

Table 3-1. Die Failure Modes and Distribution

Die Failure Modes	Failure Mode Distribution (%)
HO or LO gate driver stuck on	10
HO or LO gate driver stuck off	20
HO or LO gate driver open (high-Z)	5
VOUT voltage not in specification	30
PGOOD false trip or fails to trip	35

4 Pin Failure Mode Analysis (Pin FMA)

This section provides a failure mode analysis (FMA) for the pins of the LM5123-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:

- Pin short-circuited to ground (see [Table 4-2](#))
- Pin open-circuited (see [Table 4-3](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#))
- Pin short-circuited to supply (see [Table 4-5](#))

[Table 4-2](#) through [Table 4-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

Table 4-1. TI Classification of Failure Effects

Class	Failure Effects
A	Potential device damage that affects functionality.
B	No device damage, but loss of functionality.
C	No device damage, but performance degradation.
D	No device damage, no impact to functionality or performance.

[Figure 4-1](#) shows the LM5123-Q1 pin diagram. For a detailed description of the device pins, see the *Pin Configuration and Functions* section in the LM5123-Q1 data sheet.




Figure 4-1. Pin Diagram

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Device used within the *Recommended Operation Conditions* and the *Absolute Maximum Ratings* found in the LM5123-Q1 data sheet.
- For the analysis, the typical application as shown in the *Typical Application* section of the LM5123-Q1 is used.
- $V_{\text{supply}} = V_{\text{bias}} = 12 \text{ V}$
- $V_{\text{OUT}} = 24 \text{ V}$

Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
CSP	1	The CSP pin can be damaged if the differential voltage exceeds the 0.3-V abs max rating.	A
CSN	2	The CSN pin can be damaged if the differential voltage exceeds the 0.3-V abs max rating.	A
VOUT/SENSE	3	VOUT is out of regulation. Possible overcharge of the output voltage	A
PGOOD	4	Correct output voltage, but loss of power-good functionality	B
HO	5	High-side driver can be damaged when SW voltage rises.	A
SW	6	No energy is transferred from input to output.	B
HB	7	The HB pin can be damaged when SW voltage rises.	A
BIAS	8	The device is unpowered and, therefore, not functional.	B
VCC	9	Loss of VCC regulation and there is no switching	B
PGND	10	No effect	D
LO	11	VOUT is out of regulation. LO stops switching.	B
MODE	12	Diode emulation mode is activated. No effect in case the device is configured for diode emulation mode (MODE = GND).	C
UVLO/EN	13	The device is disabled.	B
SYNC/ DITHER/VH/CP	14	External clock synchronization is disabled. Spread spectrum is disabled. VCC is not held when EN = GND and the high-side switch cannot turn on 100% during bypass operation. No effect in case external clock synchronization and spread spectrum are disabled and the VCC hold function and high-side switch turn on 100% in bypass mode function is disabled (SYNC/DITHER/VH/CP = GND).	C
RT	15	Maximum switching frequency is much greater than 2.21 MHz.	C
VREF/RANGE	16	No switching. Target output voltage is 0 V.	B
SS	17	Device does not start and there is no switching.	B
TRK	18	VOUT out of regulation and there is no switching.	B
AGND	19	No effect	D
COMP	20	VOUT out of regulation and is not switching.	B

Table 4-3. Pin FMA for Device Pins Open-Circuited

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
CSP	1	Loss of current sense signal	B
CSN	2	Loss of current sense signal	B
VOUT/SENSE	3	VOUT out of regulation and there is a possible overcharge of the output voltage.	A
PGOOD	4	Correct output voltage, but loss of power-good functionality	B
HO	5	Loss of the high-side driver. Operating with sync FET body diode conducting	C
SW	6	Loss of the high-side driver. Operating with sync FET body diode conducting	C
HB	7	Loss of boot voltage and hence, the high-side driver. Operating with sync FET body diode conducting	C
BIAS	8	Device is unpowered and, therefore, not functional.	B
VCC	9	No stable VCC to sustain normal operation	B
PGND	10	Possible device damage	A
LO	11	Low-side MOSFET is never switched.	B
MODE	12	No effect if skip mode is active, otherwise skip mode is activated.	C
UVLO/EN	13	Device is disabled.	B
SYNC/ DITHER/VH/CP	14	Loss of holdup functionality and charge-pump functionality	C
RT	15	Minimum frequency is set.	C
VREF/RANGE	16	VOUT is out of regulation.	B
SS	17	Small soft-start time. Normal operation after start-up	C

Table 4-3. Pin FMA for Device Pins Open-Circuited (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
TRK	18	VOUT out of regulation	B
AGND	19	Possible device damage	A
COMP	20	Device can be unstable.	C

Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
CSP	1	CSN	Loss of current sense information. Circuit can be unstable.	C
CSN	2	VOUT/SENSE	Possible damage. Exceeds absolute maximum voltage rating	A
VOUT/SENSE	3	PGOOD	Loss of VOUT feedback. Possibly unstable operation	B
PGOOD	4	HO	No damage and loss of PGOOD function	B
HO	5	SW	Loss of the high-side driver. Operating with sync FET body diode conducting	B
SW	6	HB	Loss of boot voltage and hence, the high-side driver. Operating with sync FET body diode conducting	B
HB	7	BIAS	Possible damage. HB exceeds the absolute maximum voltage rating.	A
BIAS	8	VCC	Possible damage to VCC if BIAS is above the absolute maximum voltage rating of VCC, otherwise no damage.	A
VCC	9	PGND	No VCC rail and there is no switching.	B
PGND	10	LO	LO never turns on. Switching never happens.	B
LO	11	MODE	Switching mode toggles with every switching cycle.	C
MODE	12	UVLO/EN	Switching mode is set by the UVLO/EN pin voltage.	B
UVLO/EN	13	SYNC/ DITHER/VH/CP	SYNC/DITHER/VH/CP setting set by the UVLO/EN pin.	B
SYNC/ DITHER/VH/CP	14	RT	Possible damage. Can exceed the RT absolute maximum voltage	A
RT	15	VREF/RANGE	Switching frequency will not be correct.	C
VREF/RANGE	16	SS	Small soft-start time	C
SS	17	TRK	TRK > 1.2 V stops any switching on the controller.	B
TRK	18	AGND	VOUT is out of regulation and there is no switching.	B
AGND	19	COMP	VOUT is out of regulation and is not switching.	B
COMP	20	CSP	Possible damage. Exceeds absolute maximum voltage rating of COMP.	A

Table 4-5. Pin FMA for Device Pins Short-Circuited to 12-V Supply

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
CSP	1	Normal operation	D
CSN	2	Loss of current sense signal. Circuit can be unstable.	C
VOUT/SENSE	3	VOUT is out of regulation.	B
PGOOD	4	Loss of PGOOD functionality	B
HO	5	The HO pin can exceed the HO to SW absolute maximum voltage rating.	A
SW	6	No energy is transferred from input to output.	B
HB	7	HB exceeds HB to SW absolute maximum voltage rating.	A
BIAS	8	Normal operation	D
VCC	9	VCC exceeds absolute maximum voltage rating.	A
PGND	10	Possible damage	A
LO	11	Possible damage. Exceeds absolute maximum voltage rating	A
MODE	12	Possible damage. Exceeds absolute maximum voltage rating	A

Table 4-5. Pin FMA for Device Pins Short-Circuited to 12-V Supply (continued)

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
UVLO/EN	13	No UVLO functionality	C
SYNC/ DITHER/VH/CP	14	Possible damage. Exceeds absolute maximum voltage rating	A
RT	15	Possible damage. Exceeds absolute maximum voltage rating	A
VREF/RANGE	16	Possible damage. Exceeds absolute maximum voltage rating	A
SS	17	Possible damage. Exceeds absolute maximum voltage rating	A
TRK	18	Possible damage. Exceeds absolute maximum voltage rating	A
AGND	19	Possible damage. Exceeds absolute maximum voltage rating	A
COMP	20	Possible damage. Exceeds absolute maximum voltage rating	A

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2022, Texas Instruments Incorporated