



**Table of Contents**

<b>1 Overview</b> .....	<b>2</b>
<b>2 Functional Safety Failure In Time (FIT) Rates</b> .....	<b>3</b>
<b>3 Failure Mode Distribution (FMD)</b> .....	<b>4</b>
<b>4 Pin Failure Mode Analysis (Pin FMA)</b> .....	<b>5</b>

**Trademarks**

All trademarks are the property of their respective owners.

# 1 Overview

This document contains information for LM25148-Q1 (VQFN package) to aid in a functional safety system design. Information provided are:

- Functional Safety Failure In Time (FIT) rates of the semiconductor component estimated by the application of industry reliability standards
- Component failure modes and their distribution (FMD) based on the primary function of the device
- Pin failure mode analysis (Pin FMA)

Figure 1-1 shows the device functional block diagram for reference.




Figure 1-1. Functional Block Diagram

LM25148-Q1 was developed using a quality-managed development process, but was not developed in accordance with the IEC 61508 or ISO 26262 standards.

**ADVANCE INFORMATION for preproduction products; subject to change without notice.**

## 2 Functional Safety Failure In Time (FIT) Rates

This section provides Functional Safety Failure In Time (FIT) rates for LM25148-Q1 based on two different industry-wide used reliability standards:

- [Table 2-1](#) provides FIT rates based on IEC TR 62380 / ISO 26262 part 11
- [Table 2-2](#) provides FIT rates based on the Siemens Norm SN 29500-2

**Table 2-1. Component Failure Rates per IEC TR 62380 / ISO 26262 Part 11**

FIT IEC TR 62380 / ISO 26262	FIT (Failures Per 10 <sup>9</sup> Hours)
Total Component FIT Rate	16
Die FIT Rate	6
Package FIT Rate	10

The failure rate and mission profile information in [Table 2-1](#) comes from the Reliability data handbook IEC TR 62380 / ISO 26262 part 11:

- Mission Profile: Motor Control from Table 11
- Power dissipation: 750 mW
- Climate type: World-wide Table 8
- Package factor ( $\lambda_3$ ): Table 17b
- Substrate Material: FR4
- EOS FIT rate assumed: 0 FIT

**Table 2-2. Component Failure Rates per Siemens Norm SN 29500-2**

Table	Category	Reference FIT Rate	Reference Virtual T <sub>J</sub>
5	CMOS, BICMOS ASICs Analog & mixed HV >50V supply	30 FIT	75°C

The Reference FIT Rate and Reference Virtual T<sub>J</sub> (junction temperature) in [Table 2-2](#) come from the Siemens Norm SN 29500-2 tables 1 through 5. Failure rates under operating conditions are calculated from the reference failure rate and virtual junction temperature using conversion information in SN 29500-2 section 4.

### 3 Failure Mode Distribution (FMD)

The failure mode distribution estimation for LM25148-Q1 in [Table 3-1](#) comes from the combination of common failure modes listed in standards such as IEC 61508 and ISO 26262, the ratio of sub-circuit function size and complexity and from best engineering judgment.

The failure modes listed in this section reflect random failure events and do not include failures due to misuse or overstress.

**Table 3-1. Die Failure Modes and Distribution**

Die Failure Modes	Failure Mode Distribution (%)
No Output Voltage	60%
Output not in specification – voltage or timing	25%
Gate driver stuck on	5%
Power Good - False trip or fails to trip	5%
Short circuit any two pins	5%

The FMD in [Table 3-1](#) excludes short circuit faults across the isolation barrier. Faults for short circuit across the isolation barrier can be excluded according to ISO 61800-5-2:2016 if the following requirements are fulfilled:

1. The signal isolation component is OVC III according to IEC 61800-5-1. If a SELV/PELV power supply is used, pollution degree 2/OVC II applies. All requirements of IEC 61800-5-1:2007, 4.3.6 apply.
2. Measures are taken to ensure that an internal failure of the signal isolation component cannot result in excessive temperature of its insulating material.

Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance.

## 4 Pin Failure Mode Analysis (Pin FMA)

This section provides a Failure Mode Analysis (FMA) for the pins of the LM25148-Q1. The failure modes covered in this document include the typical pin-by-pin failure scenarios:


- Pin short-circuited to Ground (see [Table 4-2](#))
- Pin open-circuited (see [Table 4-3](#))
- Pin short-circuited to an adjacent pin (see [Table 4-4](#))
- Pin short-circuited to supply (see [Table 4-5](#))

[Table 4-2](#) through [Table 4-5](#) also indicate how these pin conditions can affect the device as per the failure effects classification in [Table 4-1](#).

**Table 4-1. TI Classification of Failure Effects**

Class	Failure Effects
A	Potential device damage that affects functionality
B	No device damage, but loss of functionality
C	No device damage, but performance degradation
D	No device damage, no impact to functionality or performance

[Figure 4-1](#) shows the LM25148-Q1 pin diagram. For a detailed description of the device pins please refer to the *Pin Configuration and Functions* section in the LM25148-Q1 data sheet.



**Figure 4-1. Pin Diagram**

Following are the assumptions of use and the device configuration assumed for the pin FMA in this section:

- Application Circuit as per the LM25148(-Q1) datasheet is used
  - PG is pulled-up to VOUT

**Table 4-2. Pin FMA for Device Pins Short-Circuited to Ground**

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
NC	1	NC can be connected to Ground for improved heat spreading.	D
NC	2	NC can be connected to Ground for improved heat spreading.	D
CNFG	3	VOUT is unaffected.	C
RT	4	VOUT will attempt to regulate at maximum $f_{SW}$ , causing maximum power dissipation.	B
EXTCOMP	5	VOUT = 0 V	B
FB	6	Internal FB mode, VOUT = expected VOUT	D
		External FB mode, VOUT = VIN	A
AGND	7	AGND is GND. VOUT = expected VOUT	D
VDDA	8	VOUT = 0 V, no switching, loaded VCC output	B
VCC	9	VOUT = 0 V, no switching, loaded VCC output	B
PGND	10	PGND is GND. VOUT = expected VOUT	D
LO	11	VOUT = 0 V, the VCC regulator loaded to current limit.	B
VIN	12	VOUT = 0 V	B
HO	13	VOUT = 0 V, the VCC regulator loaded to current limit.	B
SW	14	VOUT = 0 V. High-side FET is shorted from VIN to GND.	A
CBOOT	15	VOUT = 0 V, the VCC regulator loaded to current limit.	B
VCCX	16	VOUT = expected VOUT. Internal VCC regulator provides bias voltage.	C
PG	17	If in single phase, PG has no effect on operation. VOUT = expected VOUT	C
		If in interleaved primary mode, the secondary will detect no clock input and will shut down. Secondary phase is disabled and primary phase can current limit.	B
PFM/SYNC	18	VOUT = expected VOUT. No synchronization will be available and LM25148/LM25148-Q1 will be in FPWM mode.	C
EN	19	VOUT = 0 V, the LM25148-Q1 enters shutdown.	C
ISNS+	20	VOUT = 0 V, HO damaged	A
VOUT	21	VOUT = 0 V. Current limit reached, hiccup mode occurs.	B
NC	22	NC can be connected to Ground for improved heat spreading.	D
NC	23	NC can be connected to Ground for improved heat spreading.	D
NC	24	NC can be connected to Ground for improved heat spreading.	D

**Table 4-3. Pin FMA for Device Pins Open-Circuited**

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
NC	1	NC can be open-circuited.	D
NC	2	NC can be open-circuited.	D
CNFG	3	VOUT will continue operating normally. CNFG is used during start-up.	C
RT	4	RT will regulate to 500 mV, but the internal oscillator will not function.	B
EXTCOMP	5	VOUT will oscillate. If VOUT oscillates to VIN, damage can occur if VIN > 36 V.	A
FB	6	Internal FB mode, VOUT = expected VOUT	D
		External FB mode, VOUT = VIN	A
AGND	7	VOUT is indeterminate.	B
VDDA	8	Poor noise immunity	C
VCC	9	VOUT = 0 V	B
PGND	10	VOUT = 0 V	B
LO	11	VOUT = expected VOUT with reduced efficiency.	C
VIN	12	VOUT = 0 V	C
HO	13	If HO is opened while HO to SW has voltage, the high-side FET will never turn off. VOUT = VIN	A
SW	14	VOUT is indeterminate. The CBOOT floating rail has no reference to the actual SW node. VOUT = VIN	A
CBOOT	15	VOUT = 0 V	B
VCCX	16	VCCX held to ground by weak pulldown, VOUT = expected VOUT	D
PG	17	If in single phase, PG has no effect on operation. VOUT = expected VOUT	C
		If in interleaved primary mode, the secondary will detect no clock input and will shut down. Secondary phase is disabled and primary phase can current limit.	B
PFM/SYNC	18	VOUT = expected VOUT	D
EN	19	VOUT = expected VOUT	D
ISNS+	20	The OPEN ISNS+ pin will block current limit and cause VOUT oscillations.	A
VOUT	21	VOUT = 0 V	B
NC	22	NC can be open-circuited.	D
NC	23	NC can be open-circuited.	D
NC	24	NC can be open-circuited.	D

**Table 4-4. Pin FMA for Device Pins Short-Circuited to Adjacent Pin**

Pin Name	Pin No.	Shorted to	Description of Potential Failure Effect(s)	Failure Effect Class
NC	1	NC	No impact	D
NC	2	CNFG	No impact	D
CNFG	3	RT	VOUT = expected VOUT with erratic switching	B
RT	4	EXTCOMP	COMP cannot regulate down due to clamping by internal RT.	B
EXTCOMP	5	FB	External FB mode: COMP will regulate to 0.8 V and output will be unregulated. VOUT = indeterminate	B
			Internal FB mode: COMP will rise up to VDDA. VOUT = VIN	A
FB	6	AGND	External FB mode: VOUT = VIN	A
			Internal FB mode: VOUT = expected VOUT	D
AGND	7	VDDA	VDDA will be grounded. VOUT = 0 V	B
VDDA	8	VCC	VOUT = expected VOUT	D
VCC	9	PGND	VCC will be grounded. VOUT = 0 V	B
PGND	10	LO	VOUT = 0 V. VCC is loaded by the LO driver.	B
LO	11	VIN	VOUT = 0 V. The driver will be damaged if VIN > 6.5 V.	A
VIN	12	HO	VOUT = VIN	A
HO	13	SW	VOUT = 0 V	B
SW	14	CBOOT	VOUT = 0 V	B
CBOOT	15	VCCX	VOUT < 5 V	A
VCCX	16	PG	PG pulldown can damage, VOUT = expected VOUT	A
PG	17	PFM/SYNC	VOUT = expected VOUT	C
PFM/SYNC	18	EN	VOUT = expected VOUT	A
EN	19	ISNS+	EN is high-voltage rated. VOUT = expected VOUT if VOUT > 1 V. If VOUT < 1 V, the device is disabled.	B
ISNS+	20	VOUT	Current limit is disabled since the current limit resistor would be shorted. VOUT cannot regulate since current mode feedback is shorted.	A
VOUT	21	NC	No impact	D
NC	22	NC	No impact	D
NC	23	NC	No impact	D
NC	24	NC	No impact	D

**Table 4-5. Pin FMA for Device Pins Short-Circuited to VIN**

Pin Name	Pin No.	Description of Potential Failure Effect(s)	Failure Effect Class
NC	1	No impact	D
NC	2	No impact	D
CNFG	3	VOUT = VIN	A
RT	4	VOUT = 0 V, high VIN current	A
EXTCOMP	5	This will bring VDDA up to VIN. VOUT = VIN	A
FB	6	This will bring VDDA up to VIN. VOUT = VIN	A
AGND	7	VOUT = VIN, high VIN current	A
VDDA	8	If VIN < 6.5 V, VOUT = expected VOUT	D
		If VIN > 6.5 V, exceeds maximum ratings and VDDA is damaged.	A
VCC	9	If VIN < 6.5 V, VOUT = expected VOUT	D
		If VIN > 6.5 V, exceeds maximum ratings and VCC is damaged.	A
PGND	10	VOUT = VIN, high VIN current	A
LO	11	For VIN < 6.5 V, VOUT = 0; excess current from VIN	B
		For VIN > 6.5 V, exceeds maximum ratings and the LO pin is damaged.	A
VIN	12	N/A	D
HO	13	For VIN < 6.5 V, VOUT = dropout lower than VIN, no switching, and excess current from VIN	B
		For VIN > 6.5 V, exceeds maximum ratings and the HO pin is damaged, VOUT = VIN	A
SW	14	VOUT = VIN, excess current from VIN. LO turns on and shorts against VIN.	A
CBOOT	15	For VIN < 6.5 V, VOUT = expected VOUT, erratic switching	B
		For VIN > 6.5 V, exceeds maximum ratings and the CBOOT pin is damaged, HO damaged. VOUT = VIN	A
VCCX	16	If VCCX = VOUT, for VIN < 6.5 V, VOUT = VIN	B
		For VIN > 6.5 V, exceeds maximum ratings and the VCCX pin is damaged.	A
PG	17	For VIN < 6.5 V, VOUT = regulated and PG forced high	B
		For VIN > 6.5 V, exceeds maximum ratings and PG is destroyed.	A
PFM/SYNC	18	If PFM = GND, VOUT=0 V, excess current from VIN	B
		If PFM = VDDA and VIN < 6.5 V, VOUT = expected VOUT. Erratic switching	B
		If VIN > 6.5 V, exceeds maximum ratings and the PFM/SYNC pin is damaged, VOUT = expected VOUT	A
EN	19	The LM25148-Q1 will be always on. VOUT = expected VOUT	C
ISNS+	20	If VIN < 36 V, VOUT = VIN	B
		If VIN > 36 V, exceeds maximum ratings and the CS pin is damaged.	A
VOUT	21	If VIN < 36 V, VOUT = VIN	B
		If VIN > 36 V, exceeds maximum ratings and the CS pin is damaged.	A
NC	22	No impact	D
NC	23	No impact	D
NC	24	No impact	D

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2022, Texas Instruments Incorporated