Application Brief Edge and Frequency Detection in TI Programmable Logic Devices



Malcolm Lyn

Introduction

Signal edge detection is an application used across many platforms, from PWM modulation in traction inverter systems to result capture and triggering in test and measurement equipment. Similarly, frequency detection can be used to regulate speeds of motors, sensors, and other devices by comparing the frequency of these devices to a safe reference frequency and using the result to adjust the system accordingly. TI programmable logic devices (TPLD) are able to perform both edge and frequency detection of logic-level signals. While TPLD can implement discrete edge and frequency detection circuits through use of integrated lookup tables (LUTs), this article focuses on the functionality of TPLD edge detect and frequency detect modules.

Programmable Filter, Edge Detect, Deglitch Filter

The programmable filter (PFLT), edge detect (EDET), and deglitch filter (FILTER) modules, shown in Figure 1, all function the same way in terms of edge detection. Each module can be configured to detect the rising edge, falling edge, or both edges of the incoming input signal. When the appropriate edge is detected, the module outputs a short pulse. When using the PFLT module, this pulse is approximately the length of the selected RC delay, determined by the PFLT *Delay Time* option. When using the EDET or FILTER modules, the pulse length is limited to that of the first RC delay of the PFLT module. The EDET and FILTER both have an option for inverted output. Although the EDET module instantiates the internal oscillator upon being selected, the oscillator is not necessary for the EDET to operate properly and thus can be powered down if not being used elsewhere. Simulation of both edge detection using the PFLT module is shown in Figure 2, where the output of the programmable filter is provided in blue and the input is shown in orange.



Figure 1. Programmable Filter, Edge Detect, and Deglitch Filter Modules

1





Figure 2. Programmable Filter Both Edge Detect Simulation

Delayed Edge Detect

Depending on the specific TPLD, some delay modules have an option for *Delayed Edge Detector*. The module and this option are shown in Figure 3. When the module is set to delayed edge detect mode, the *Delay Mode* option is used to select whether the rising, falling, or both edges of the incoming input signal are detected. The delay module then operates similarly to the EDET module described in Programmable Filter, Edge Detect, Deglitch Filter, except the output pulses are delayed by an amount of clock cycles determined by the *Control Data* setting. A simulation of the delay module in delayed edge detect mode, delaying both edges with control data of 3, is shown in Figure 4. The clock signal into the DLY module is shown in blue, the input is orange, and the delayed edge detect output is shown in green. Notice that the delay pulses appear five clock signals after the initial edge is detected (the two extra clock signals are due to the delay two D Flip Flop sync on the input).





Figure 3. Delay Module With Configuration Options in InterConnect Studio (ICS)





Other delay modules can have an *Output Edge Select* option instead of a delayed edge detect. This option enables a second output on the delay module which functions the same as the output on the EDET module described prior.

3



Frequency Detect

TPLD frequency detect (FDET) module shown in Figure 5 acts as a frequency comparator, outputting low or high depending on if the input signal provided on *IN* has a lower or higher frequency than the reference signal provided on the *CLK* pin. The FDET module functions by counting the edges of the incoming signal against the rising edges of the reference clock signal. The module outputs low if the internal count of the reference clock signal reaches zero before the count of the input signal, and high otherwise. The FDET module can be configured to count rising, falling, or both edges of the input signal.



Figure 5. Frequency Detect Module

Figure 6 shows a circuit that muxes between 500Hz and 3kHz input signals and feeds them to a FDET module which is given a 2kHz reference. Figure 7 shows the simulation of this circuit in ICS, with the constant frequency clock signal shown in blue, the input with varying frequency shown in orange, and the module output shown in green. By setting the *Clock Source* option to an external clock, the FDET module can be given an external reference frequency to be compared against as opposed to one generated by the internal oscillator.



Figure 6. Frequency Detect Mux Circuit



Time

Figure 7. Frequency Detect Mux Circuit Simulation

Conclusion

TPLD integrated modules allow the devices to provide numerous methods of rising and falling edge detection, as well as frequency comparison of two signals. This allows TPLD to act effectively in detecting power good signals, generating resets, PWM and duty cycle adjustments, or any other application that utilizes basic edge detection or frequency comparison.

Trademarks

All trademarks are the property of their respective owners.

5

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated