

# **AUC**

## **Advanced Ultra-Low-Voltage CMOS**

# *Data Book*

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

**AUC**  
***Advanced Ultra-Low-Voltage CMOS***  
***Data Book***



## **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments  
Post Office Box 655303  
Dallas, Texas 75265

## INTRODUCTION

AUC (Advanced Ultra-Low-Voltage CMOS) is the industry's first logic family optimized at 1.8 V and operation from 0.8 V to 2.7 V, with an input tolerance of 3.6 V. This sub-1-V product family meets a variety of demands that have been placed on logic designers by offering low-voltage operation, faster speed, and lower power consumption while still maintaining overall signal integrity. AUC was designed to meet advanced system performance requirements in applications such as portable consumer electronics, telecommunications equipment, and high-performance workstations. AUC features include bus hold and  $I_{off}$ , which protect the device by supporting partial power-down applications.

Little Logic is a product segment of single, dual, and triple gates (1G/2G/3G) available in several standard logic functions. The principle driving Little Logic is derived from the standard quad gate, which once was the smallest number of gate functions you could order on one device. By providing only the needed number of gates at the desired location, designers can reduce board space and unnecessary routing. In addition to providing a space savings, Little Logic devices maximize ASIC design development by providing a quick-fix solution for signal errors.

Texas Instruments offers Little Logic devices in 5-pin SOT-23 (DBV), 5-pin SC-70 (DCK), 6-pin SOT-23 (DBV), 6-pin SC-70 (DCK), 8-pin SM-8 (DCT), 8-pin US-8 (DCU), and the smallest logic packages available today NanoStar™ (YEA) and NanoFree™ (YZA) packages. NanoStar and NanoFree devices are manufactured using a Wafer Chip Scale Package (WCSP) process, also known as die-size ball grid array (DSBGA, JEDEC MO-211) and offer a 70% reduction in area as compared to the 5-pin SC-70 package.

Along with Little Logic, various Widebus™ (16-bit) and Widebus+™ (32-bit) products are offered in this family. AUC offers a propagation delay of 2 ns at 1.8 V (SN74AUC16245) with good signal integrity.

## PRODUCT STAGE STATEMENTS

*Product stage statements* are used on Texas Instruments data sheets to indicate the development stage(s) of the product(s) specified in the data sheets.

If all products specified in a data sheet are at the same development stage, the appropriate statement from the following list is placed in the lower left corner of the first page of the data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

If not all products specified in a data sheet are at the PRODUCTION DATA stage, then the first statement below is placed in the lower left corner of the first page of the data sheet. Subsequent pages of the data sheet containing PRODUCT PREVIEW information or ADVANCE INFORMATION are then marked in the lower left-hand corner with the appropriate statement given below:

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

ADVANCE INFORMATION concerns new products in the sampling or preproduction phase of development. Characteristic data and other specifications are subject to change without notice.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

# Contents

## Page

Alphanumeric Index .....	1-3
Glossary .....	1-5
Explanation of Function Tables .....	1-10
D-Type Flip-Flop and Latch Signal Conventions .....	1-12
Device Names and Package Designators .....	1-13
Thermal Information .....	1-20

---

DEVICE	PAGE	DEVICE	PAGE
SN74AUC1G00 .....	2-3	SN74AUC1G126 .....	2-93
SN74AUC1G02 .....	2-9	SN74AUC1G240 .....	2-99
SN74AUC1G04 .....	2-15	SN74AUC16240 .....	3-3
SN74AUC1GU04 .....	2-21	SN74AUC16244 .....	3-17
SN74AUC1G06 .....	2-25	SN74AUC16245 .....	3-31
SN74AUC1G07 .....	2-31	SN74AUC16373 .....	3-43
SN74AUC1G08 .....	2-35	SN74AUC16374 .....	3-55
SN74AUC1G14 .....	2-41	SN74AUC32245 .....	4-11
SN74AUC1G17 .....	2-47	SN74AUCH16240 .....	3-9
SN74AUC1G32 .....	2-53	SN74AUCH16244 .....	3-23
SN74AUC1G66 .....	2-59	SN74AUCH16245 .....	3-37
SN74AUC1G79 .....	2-69	SN74AUCH16373 .....	3-49
SN74AUC1G80 .....	2-75	SN74AUCH16374 .....	3-61
SN74AUC1G86 .....	2-81	SN74AUCH32244 .....	4-3
SN74AUC1G125 .....	2-87		

---

---

**INTRODUCTION**

These symbols, terms, and definitions are in accordance with those currently agreed upon by the JEDEC Council of the Electronic Industries Association (EIA) for use in the USA and by the International Electrotechnical Commission (IEC) for international use.

**operating conditions and characteristics (in sequence by letter symbols)**

<b>C<sub>i</sub></b>	<b>Input capacitance</b> The capacitance of an input terminal of the device
<b>C<sub>io</sub></b>	<b>Input/output capacitance</b> The capacitance of an input/output (I/O) terminal of the device with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
<b>C<sub>o</sub></b>	<b>Output capacitance</b> The capacitance of an output terminal of the device with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
<b>C<sub>pd</sub></b>	<b>Power dissipation capacitance</b> Used to determine the no-load dynamic power dissipation per logic function (see individual circuit pages): $P_D = C_{pd} V_{CC}^2 f + I_{CC} V_{CC}$
<b>f<sub>max</sub></b>	<b>Maximum clock frequency</b> The highest rate at which the clock input of a bistable circuit can be driven through its required sequence while maintaining stable transitions of logic level at the output with input conditions established that should cause changes of output logic level in accordance with the specification
<b>I<sub>BHH</sub></b>	<b>Bus-hold high sustaining current</b> The bus-hold circuit can source at least the minimum high sustaining current at $V_{IH}$ min. $I_{BHH}$ should be measured after raising $V_{IN}$ to $V_{CC}$ and then lowering it to $V_{IH}$ min.
<b>I<sub>BHL</sub></b>	<b>Bus-hold low sustaining current</b> The bus-hold circuit can sink at least the minimum low sustaining current at $V_{IL}$ max. $I_{BHL}$ should be measured after lowering $V_{IN}$ to GND and then raising it to $V_{IL}$ max.
<b>I<sub>BHHO</sub></b>	<b>Bus-hold high overdrive current</b> An external driver must sink at least $I_{BHHO}$ to switch this node from high to low.
<b>I<sub>BHLO</sub></b>	<b>Bus-hold low overdrive current</b> An external driver must source at least $I_{BHLO}$ to switch this node from low to high.
<b>I<sub>CC</sub></b>	<b>Supply current</b> The current into* the $V_{CC}$ supply terminal of an integrated circuit
<b>ΔI<sub>CC</sub></b>	<b>Supply current change</b> The increase in supply current for each input that is at one of the specified TTL voltage levels rather than 0 V or $V_{CC}$
<b>I<sub>CEX</sub></b>	<b>Output high leakage current</b> The maximum leakage current into* an output that is in a high state and $V_O = V_{CC}$
<b>I<sub>I(hold)</sub></b>	<b>Input hold current</b> The input current that holds the input at the previous state when the driving device goes to the high-impedance state

---

\*Current out of a terminal is given as a negative value.

# GLOSSARY

## SYMBOLS, TERMS, AND DEFINITIONS

---

<b>I<sub>IH</sub></b>	<b>High-level input current</b> The current into* an input when a high-level voltage is applied to that input
<b>I<sub>IL</sub></b>	<b>Low-level input current</b> The current into* an input when a low-level voltage is applied to that input
<b>I<sub>off</sub></b>	<b>Input/output power-off leakage current</b> The maximum leakage current into* an input or output terminal of the device with the specified voltage applied to the terminal and $V_{CC} = 0\text{ V}$
<b>I<sub>OH</sub></b>	<b>High-level output current</b> The current into* an output with input conditions applied that, according to the product specification, establishes a high level at the output
<b>I<sub>OHS</sub></b>	<b>Static high-level output current</b> The static and testable current into* a DOC™ circuit output with input conditions applied that, according to the product specifications, establishes a static high level at the output. The dynamic drive current is not specified for devices with DOC circuit outputs because of its transient nature; however, it is similar to the dynamic drive current that is available from a high-drive (nondamping resistor) standard-output device.
<b>I<sub>OL</sub></b>	<b>Low-level output current</b> The current into* an output with input conditions applied that, according to the product specification, establishes a low level at the output
<b>I<sub>OLS</sub></b>	<b>Static low-level output current</b> The static and testable current into* a DOC circuit output with input conditions applied that, according to the product specifications, establishes a static low level at the output. The dynamic drive current is not specified for devices with DOC circuit outputs because of its transient nature; however, it is similar to the dynamic drive current that is available from a high-drive (nondamping resistor) standard-output device.
<b>I<sub>OZ</sub></b>	<b>Off-state (high-impedance state) output current (of a 3-state output)</b> The current flowing into* an output with the input conditions applied that, according to the product specification, establishes the high-impedance state at the output
<b>I<sub>OZPD</sub></b>	<b>Power-down off-state (high-impedance state) output current (of a 3-state output)</b> The current flowing into* an output that is switched to or held in the high-impedance state as the device is being powered down to $V_{CC} = 0\text{ V}$
<b>I<sub>OZPU</sub></b>	<b>Power-up off-state (high-impedance state) output current (of a 3-state output)</b> The current flowing into* an output that is switched to or held in the high-impedance state as the device is being powered up from $V_{CC} = 0\text{ V}$
<b>jitter</b>	<b>Jitter</b> Dispersion of a time parameter of the pulse waveforms in a pulse train with respect to a reference time, interval, or duration. Unless otherwise specified by a mathematical adjective, peak-to-peak jitter is assumed.
<b>jitter(RMS)</b>	<b>RMS jitter</b> The root mean square jitter, one-sixth of the maximum peak-to-peak jitter

---

\*Current out of a terminal is given as a negative value.  
DOC is a trademark of Texas Instruments.

---

<b>SR</b>	<p><b>Slew rate</b></p> <p>The average rate of change (i.e., V/ns) for a waveform that is changing from one defined logic level to another defined logic level</p>
<b>t<sub>a</sub></b>	<p><b>Access time</b></p> <p>The time interval between the application of a specified input pulse and the availability of valid signals at an output</p>
<b>t<sub>c</sub></b>	<p><b>Clock cycle time</b></p> <p>Clock cycle time is <math>1/f_{\max}</math></p>
<b>t<sub>dis</sub></b>	<p><b>Disable time (of a 3-state or open-collector output)</b></p> <p>The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from either of the defined active levels (high or low) to the high-impedance (off) state</p> <p>NOTE: For 3-state outputs, <math>t_{\text{dis}} = t_{\text{PHZ}}</math> or <math>t_{\text{PLZ}}</math>. Open-collector outputs change only if they are low at the time of disabling, so <math>t_{\text{dis}} = t_{\text{PLH}}</math>.</p>
<b>t<sub>en</sub></b>	<p><b>Enable time (of a 3-state or open-collector output)</b></p> <p>The propagation time between the specified reference points on the input and output voltage waveforms with the output changing from the high-impedance (off) state to either of the defined active levels (high or low)</p> <p>NOTE: In the case of memories, this is the access time from an enable input (e.g., <math>\overline{\text{OE}}</math>). For 3-state outputs, <math>t_{\text{en}} = t_{\text{PZH}}</math> or <math>t_{\text{PZL}}</math>. Open-collector outputs change only if they are responding to data that would cause the output to go low, so <math>t_{\text{en}} = t_{\text{PHL}}</math>.</p>
<b>t<sub>f</sub></b>	<p><b>Fall time</b></p> <p>The time interval between two reference points (90% and 10%, unless otherwise specified) on a waveform that is changing from the defined high level to the defined low level</p>
<b>t<sub>h</sub></b>	<p><b>Hold time</b></p> <p>The time interval during which a signal is retained at a specified input terminal after an active transition occurs at another specified input terminal</p> <p>NOTES: 1. The hold time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is to be expected.</p> <p>2. The hold time may have a negative value, in which case, the minimum limit defines the longest interval (between the release of the signal and the active transition) for which correct operation of the digital circuit is to be expected.</p>
<b>t<sub>pd</sub></b>	<p><b>Propagation delay time</b></p> <p>The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level (<math>t_{\text{pd}} = t_{\text{PHL}}</math> or <math>t_{\text{PLH}}</math>)</p>
<b>t<sub>PHL</sub></b>	<p><b>Propagation delay time, high-to-low level output</b></p> <p>The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined high level to the defined low level</p>
<b>t<sub>PHZ</sub></b>	<p><b>Disable time (of a 3-state output) from high level</b></p> <p>The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined high level to the high-impedance (off) state</p>

---

# GLOSSARY

## SYMBOLS, TERMS, AND DEFINITIONS

---

<b>t<sub>PLH</sub></b>	<b>Propagation delay time, low-to-high level output</b> The time between the specified reference points on the input and output voltage waveforms with the output changing from the defined low level to the defined high level
<b>t<sub>PLZ</sub></b>	<b>Disable time (of a 3-state output) from low level</b> The time interval between the specified reference points on the input and the output voltage waveforms with the 3-state output changing from the defined low level to the high-impedance (off) state
<b>t<sub>PZH</sub></b>	<b>Enable time (of a 3-state output) to high level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined high level
<b>t<sub>PZL</sub></b>	<b>Enable time (of a 3-state output) to low level</b> The time interval between the specified reference points on the input and output voltage waveforms with the 3-state output changing from the high-impedance (off) state to the defined low level
<b>t<sub>r</sub></b>	<b>Rise time</b> The time interval between two reference points (10% and 90%, unless otherwise specified) on a waveform that is changing from the defined low level to the defined high level
<b>t<sub>sk(i)</sub></b>	<b>Input skew</b> The difference between any two propagation delay times that originate at different inputs and terminate at a single output. Input skew describes the ability of a device to manipulate (stretch, shrink, or chop) a clock signal. This is typically accomplished with a multiple-input gate wherein one of the inputs acts as a controlling signal to pass the clock through. t <sub>sk(i)</sub> describes the ability of the gate to shape the pulse to the same duration, regardless of the input used as the controlling input.
<b>t<sub>sk(l)</sub></b>	<b>Limit skew</b> The difference between 1) the greater of the maximum specified values of t <sub>PLH</sub> and t <sub>PHL</sub> and 2) the lesser of the minimum specified values of t <sub>PLH</sub> and t <sub>PHL</sub> . Limit skew is not directly observed on a device. It is calculated from the data-sheet limits for t <sub>PLH</sub> and t <sub>PHL</sub> . t <sub>sk(l)</sub> quantifies for the designer how much variation in propagation delay time is induced by operation over the entire ranges of supply voltage, temperature, output load, and other specified operating conditions. Specified as such, t <sub>sk(l)</sub> also accounts for process variation. In fact, all other skew specifications [t <sub>sk(o)</sub> , t <sub>sk(i)</sub> , t <sub>sk(p)</sub> , and t <sub>sk(pr)</sub> ] are subsets of t <sub>sk(l)</sub> ; they are never greater than t <sub>sk(l)</sub> .
<b>t<sub>sk(o)</sub></b>	<b>Output skew</b> The skew between specified outputs of a single logic device with all driving inputs connected together and the outputs switching in the same direction while driving identical specified loads
<b>t<sub>sk(p)</sub></b>	<b>Pulse skew</b> The magnitude of the time difference between the propagation delay times, t <sub>PHL</sub> and t <sub>PLH</sub> , when a single switching input causes one or more outputs to switch
<b>t<sub>sk(pr)</sub></b>	<b>Process skew</b> The magnitude of the difference in propagation delay times between corresponding terminals of two logic devices when both logic devices operate with the same supply voltages, operate at the same temperature, and have identical package styles, identical specified loads, identical internal logic functions, and the same manufacturer

<b><math>t_{su}</math></b>	<b>Setup time</b> The time interval between the application of a signal at a specified input terminal and a subsequent active transition at another specified input terminal NOTES: 1. The setup time is the actual time interval between two signal events and is determined by the system in which the digital circuit operates. A minimum value is specified that is the shortest interval for which correct operation of the digital circuit is specified. 2. The setup time may have a negative value, in which case the minimum limit defines the longest interval (between the active transition and the application of the other signal) for which correct operation of the digital circuit is specified.
<b><math>t_w</math></b>	<b>Pulse duration (width)</b> The time interval between specified reference points on the leading and trailing edges of the pulse waveform
<b><math>V_{IH}</math></b>	<b>High-level input voltage</b> An input voltage within the more positive (less negative) of the two ranges of values used to represent the binary variables NOTE: A minimum is specified that is the least-positive value of high-level input voltage for which operation of the logic element within specification limits is to be expected.
<b><math>V_{IK}</math></b>	<b>Input clamp voltage</b> The maximum voltage developed across an input diode with test current applied
<b><math>V_{IL}</math></b>	<b>Low-level input voltage</b> An input voltage within the less positive (more negative) of the two ranges of values used to represent the binary variables NOTE: A maximum is specified that is the most-positive value of low-level input voltage for which operation of the logic element within specification limits is to be expected.
<b><math>V_{OH}</math></b>	<b>High-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, establishes a high level at the output
<b><math>V_{OHS}</math></b>	<b>Static high-level output voltage</b> The static and testable voltage at a DOC circuit output with input conditions applied that, according to the product specifications, establishes a static high level at the output. The dynamic drive voltage is not specified for devices with DOC circuit outputs because of its transient nature.
<b><math>V_{OL}</math></b>	<b>Low-level output voltage</b> The voltage at an output terminal with input conditions applied that, according to product specification, establishes a low level at the output
<b><math>V_{OLS}</math></b>	<b>Static low-level output voltage</b> The static and testable voltage at a DOC circuit output with input conditions applied that, according to the product specifications, establishes a static low level at the output. The dynamic drive voltage is not specified for devices with DOC circuit outputs because of its transient nature.
<b><math>V_{T+}</math></b>	<b>Positive-going input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage rises from a level below the negative-going threshold voltage, $V_{T-}$
<b><math>V_{T-}</math></b>	<b>Negative-going input threshold level</b> The voltage level at a transition-operated input that causes operation of the logic element according to specification as the input voltage falls from a level above the positive-going threshold voltage, $V_{T+}$

---

# EXPLANATION OF FUNCTION TABLES

---

The following symbols are used in function tables on TI data sheets:

H	=	high level (steady state)
L	=	low level (steady state)
↑	=	transition from low to high level
↓	=	transition from high to low level
→	=	value/level or resulting value/level is routed to indicated destination
↶	=	value/level is re-entered
X	=	irrelevant (any input, including transitions)
Z	=	off (high-impedance) state of a 3-state output
a . . . h	=	the level of steady-state inputs A through H, respectively
$Q_0$	=	level of Q before the indicated steady-state input conditions were established
$\overline{Q_0}$	=	complement of $Q_0$ or level of $\overline{Q}$ before the indicated steady-state input conditions were established
$Q_n$	=	level of Q before the most recent active transition indicated by ↓ or ↑
	=	one high-level pulse
	=	one low-level pulse
Toggle	=	each output changes to the complement of its previous level on each active transition indicated by ↓ or ↑

If, in the input columns, a row contains only the symbols H, L, and/or X, this means the indicated output is valid whenever the input configuration is achieved and regardless of the sequence in which it is achieved. The output persists so long as the input configuration is maintained.

If, in the input columns, a row contains H, L, and/or X together with ↑ and/or ↓, this means the output is valid whenever the input configuration is achieved but the transition(s) must occur following the achievement of the steady-state levels. If the output is shown as a level (H, L,  $Q_0$ , or  $\overline{Q_0}$ ), it persists so long as the steady-state input levels and the levels that terminate indicated transitions are maintained. Unless otherwise indicated, input transitions in the opposite direction to those shown have no effect at the output. (If the output is shown as a pulse,  or , the pulse follows the indicated input transition and persists for an interval dependent on the circuit.)

Among the most complex function tables are those of the shift registers. These embody most of the symbols used in any of the function tables, plus more. Below is the function table of a 4-bit bidirectional universal shift register.

**FUNCTION TABLE**

INPUTS										OUTPUTS			
CLEAR	MODE		CLOCK	SERIAL		PARALLEL				Q <sub>A</sub>	Q <sub>B</sub>	Q <sub>C</sub>	Q <sub>D</sub>
	S <sub>1</sub>	S <sub>0</sub>		LEFT	RIGHT	A	B	C	D				
L	X	X	X	X	X	X	X	X	X	L	L	L	L
H	X	X	L	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>
H	H	H	↑	X	X	a	b	c	d	a	b	c	d
H	L	H	↑	X	H	H	H	H	H	H	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	L	H	↑	X	L	L	L	L	L	L	Q <sub>An</sub>	Q <sub>Bn</sub>	Q <sub>Cn</sub>
H	H	L	↑	H	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	H
H	H	L	↑	L	X	X	X	X	X	Q <sub>Bn</sub>	Q <sub>Cn</sub>	Q <sub>Dn</sub>	L
H	L	L	X	X	X	X	X	X	X	Q <sub>A0</sub>	Q <sub>B0</sub>	Q <sub>C0</sub>	Q <sub>D0</sub>

The first line of the table represents a synchronous clearing of the register and says that if clear is low, all four outputs will be reset low regardless of the other inputs. In the following lines, clear is inactive (high) and so has no effect.

The second line shows that so long as the clock input remains low (while clear is high), no other input has any effect and the outputs maintain the levels they assumed before the steady-state combination of clear high and clock low was established. Since on other lines of the table only the rising transition of the clock is shown to be active, the second line implicitly shows that no further change in the outputs occurs while the clock remains high or on the high-to-low transition of the clock.

The third line of the table represents synchronous parallel loading of the register and says that if S<sub>1</sub> and S<sub>0</sub> are both high then, without regard to the serial input, the data entered at A is at output Q<sub>A</sub>, data entered at B is at Q<sub>B</sub>, and so forth, following a low-to-high clock transition.

The fourth and fifth lines represent the loading of high- and low-level data, respectively, from the shift-right serial input and the shifting of previously entered data one bit; data previously at Q<sub>A</sub> is now at Q<sub>B</sub>, the previous levels of Q<sub>B</sub> and Q<sub>C</sub> are now at Q<sub>C</sub> and Q<sub>D</sub>, respectively, and the data previously at Q<sub>D</sub> is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S<sub>1</sub> is low and S<sub>0</sub> is high and the levels at inputs A through D have no effect.

The sixth and seventh lines represent the loading of high- and low-level data, respectively, from the shift-left serial input and the shifting of previously entered data one bit; data previously at Q<sub>B</sub> is now at Q<sub>A</sub>, the previous levels of Q<sub>C</sub> and Q<sub>D</sub> are now at Q<sub>B</sub> and Q<sub>C</sub>, respectively, and the data previously at Q<sub>A</sub> is no longer in the register. This entry of serial data and shift takes place on the low-to-high transition of the clock when S<sub>1</sub> is high and S<sub>0</sub> is low and the levels at inputs A through D have no effect.

The last line shows that as long as both inputs are low, no other input has any effect and, as in the second line, the outputs maintain the levels they assumed before the steady-state combination of clear high and both mode inputs low was established.


The function table functional tests do not reflect all possible combinations or sequential modes.

# D-TYPE FLIP-FLOP AND LATCH SIGNAL CONVENTIONS

It is normal TI practice to name the outputs and other inputs of a D-type flip-flop or latch and to draw its logic symbol based on the assumption of true data (D) inputs. Outputs that produce data in phase with the data inputs are called Q and those producing complementary data are called  $\bar{Q}$ . An input that causes a Q output to go high or a  $\bar{Q}$  output to go low is called preset (PRE). An input that causes a  $\bar{Q}$  output to go high or a Q output to go low is called clear (CLR). Bars are used over these pin names ( $\overline{\text{PRE}}$  and  $\overline{\text{CLR}}$ ) if they are active low.


The devices on several data sheets are second-source designs, and the pin-name conventions used by the original manufacturers have been retained. That makes it necessary to designate the inputs and outputs of the inverting circuits  $\bar{D}$  and Q.

In some applications, it may be advantageous to redesignate the data input from D to  $\bar{D}$  or vice versa. In that case, all the other inputs and outputs should be renamed as shown below. Also shown are corresponding changes in the graphical symbols. Arbitrary pin numbers are shown.



The figures show that when Q and  $\bar{Q}$  exchange names, the preset and clear pins also exchange names. The polarity indicators ( $\triangle$ ) on  $\overline{\text{PRE}}$  and  $\overline{\text{CLR}}$  remain, as these inputs are still active low, but the presence or absence of the polarity indicator changes at D (or  $\bar{D}$ ), Q, and  $\bar{Q}$ . Pin 5 (Q or  $\bar{Q}$ ) is still in phase with the data input (D or  $\bar{D}$ ); their active levels change together.

**Example:**



## 1 Standard Prefix

Examples: SN – Standard Prefix  
SNJ – Conforms to MIL-PRF-38535 (QML)

## 2 Temperature Range

Examples: 54 – Military  
74 – Commercial

## 3 Family

Examples: Blank = Transistor-Transistor Logic (TTL)  
ABT – Advanced BiCMOS Technology  
ABTE/ETL – Advanced BiCMOS Technology/  
Enhanced Transceiver Logic  
AC/ACT – Advanced CMOS Logic  
AHC/AHCT – Advanced High-Speed CMOS Logic  
ALB – Advanced Low-Voltage BiCMOS  
ALS – Advanced Low-Power Schottky Logic  
ALVC – Advanced Low-Voltage CMOS Technology  
ALVT – Advanced Low-Voltage BiCMOS Technology  
AS – Advanced Schottky Logic  
AUC – Advanced Ultra Low-Voltage CMOS Logic  
AVC – Advanced Very Low-Voltage CMOS Logic  
BCT – BiCMOS Bus-Interface Technology  
CBT – Crossbar Technology  
CBTLV – Low-Voltage Crossbar Technology  
CD4000 – CMOS B-Series Integrated Circuits  
F – F Logic  
FB – Backplane Transceiver Logic/Futurebus+  
FCT – Fast CMOS TTL Logic  
GTL – Gunning Transceiver Logic  
GTLP – Gunning Transceiver Logic Plus  
HC/HCT – High-Speed CMOS Logic  
HSTL – High-Speed Transceiver Logic  
LS – Low-Power Schottky Logic  
LV – Low-Voltage CMOS Technology  
LVC – Low-Voltage CMOS Technology  
LVT – Low-Voltage BiCMOS Technology  
PCA/PCF – I<sup>2</sup>C Inter-Integrated Circuit Applications  
S – Schottky Logic  
SSTL/SSTV – Stub Series-Terminated Logic  
TVC – Translation Voltage Clamp Logic  
VME – VERSAmodule Eurocard Bus Technology

## 4 Special Features

Examples: Blank = No Special Features  
C – Configurable V<sub>CC</sub> (LVCC)  
D – Level-Shifting Diode (CBTD)  
H – Bus Hold (ALVCH)  
K – Undershoot-Protection Circuitry (CBTK)  
R – Damping Resistor on Inputs/Outputs (LVCR)  
S – Schottky Clamping Diode (CBTS)  
Z – Power-Up 3-State (LVCZ)

## 5 Bit Width

Examples: Blank = Gates, MSI, and Octals  
1G – Single Gate  
2G – Dual Gate  
3G – Triple Gate  
8 – Octal IEEE 1149.1 (JTAG)  
16 – Widebus™ (16, 18, and 20 bit)  
18 – Widebus IEEE 1149.1 (JTAG)  
32 – Widebus+™ (32 and 36 bit)

## 6 Options

Examples: Blank = No Options  
2 – Series Damping Resistor on Outputs  
4 – Level Shifter  
25 – 25-Ω Line Driver

## 7 Function

Examples: 244 – Noninverting Buffer/Driver  
374 – D-Type Flip-Flop  
573 – D-Type Transparent Latch  
640 – Inverting Transceiver

## 8 Device Revision

Examples: Blank = No Revision  
Letter Designator A–Z

## 9 Packages

Commercial: D, DW – Small-Outline Integrated Circuit (SOIC)  
DB, DBQ, DCT, DL – Shrink Small-Outline Package (SSOP)  
DBB, DGV – Thin Very Small-Outline Package (TVSOP)  
DBQ – Quarter-Size Small-Outline Package (QSOP)  
DBV, DCK, DCY, PK – Small-Outline Transistor (SOT)  
DCU – Very Thin Shrink Small-Outline Package (VSSOP)  
DGG, PW – Thin Shrink Small-Outline Package (TSSOP)  
FN – Plastic Leaded Chip Carrier (PLCC)  
GGM, GKE, GKF, ZKE, ZKF – MicroStar BGA™  
Low-Profile Fine-Pitch Ball Grid Array (LFBGA)  
GQL, GQN, ZQL, ZQN – MicroStar Jr.™  
Very-Thin-Profile Fine-Pitch Ball Grid Array (VFBGA)  
N, NT, P – Plastic Dual-In-Line Package (PDIP)  
NS, PS – Small-Outline Package (SOP)  
PAG, PAH, PCA, PCB, PM, PN, PZ – Thin Quad Flatpack (TQFP)  
PH, PQ, RC – Quad Flatpack (QFP)  
PZA – Low-Profile Quad Flatpack (LQFP)  
RGY – Quad Flatpack No Lead (QFN)  
YEA, YZA – NanoStar™ and NanoFree™  
Die-Size Ball Grid Array (DSBGA†)  
Military: FK – Leadless Ceramic Chip Carrier (LCCC)  
GB – Ceramic Pin Grid Array (CPGA)  
HFP, HS, HT, HV – Ceramic Quad Flatpack (CQFP)  
J, JT – Ceramic Dual-In-Line Package (CDIP)  
W, WA, WD – Ceramic Flatpack (CFP)

## 10 Tape and Reel

Devices in the DB and PW package types include the R designation for reeled product. Existing product inventory designated LE may remain, but all products are being converted to the R designation.

Examples: Old Nomenclature – SN74LVTxxxDBLE  
New Nomenclature – SN74LVTxxxADBR  
LE – Left Embossed (valid for DB and PW packages only)  
R – Standard (valid for all surface-mount packages)

There is no functional difference between LE and R designated products, with respect to the carrier tape, cover tape, or reels used.

† DSBGA is the JEDEC reference for wafer chip scale package (WCSP).


## SPECIAL FEATURES

Special features of TI standard logic devices are designated in the device name by using abbreviations that are listed below and are defined in the following paragraphs.

- Blank – No special features
- C – Configurable  $V_{CC}$
- D – Level-shifting diode
- H – Bus hold
- K – Undershoot protection circuitry
- R – Damping resistor on inputs/outputs
- S – Schottky clamping diode
- Z – Power-up 3-state

### configurable $V_{CC}$ (C)

Configurable  $V_{CC}$  is a feature of devices that are designed as dual-supply-level shifters, e.g., SN74LVCC3245 and SN74LVCC4245. Using these devices allows the user to select the voltage to be applied to  $V_{CC}$  on the B-port side ( $V_{CCB}$ ) and/or A-port side ( $V_{CCA}$ ) (see Figure 1).



	$V_{CCA}$ A PORT	$V_{CCB}$ B PORT	TRANSLATION (BIDIRECTIONAL FLOW)
SN74LVCC3245A	2.3 V–3.6 V	3 V–5.5 V	2.5 V to 3.3 V or 3.3 V to 5 V
SN74LVCC4245A	5 V	3 V–5 V	5 V to 3.3 V

Figure 1

Designers can use these devices in existing single-voltage systems. When systems become mixed-voltage systems, these devices do not need to be replaced, allowing for quicker time to market.

**level-shifting diode (D)**

Devices with D as part of the device name have an integrated diode in the  $V_{CC}$  line. Examples are crossbar switches SN74CBT3306 (without the integrated diode) and SN74CBTD3306 (with integrated diode). These devices allow 5-V to 3.3-V translation if no drive is required. Bidirectional data transmission is allowed between 5-V TLL and 3.3-V LVTTTL, whereas only unidirectional level translation is allowed from 5-V CMOS to 3.3-V LVTTTL (see Figure 2). The integrated diode saves designers both board space and component cost.





Figure 2

## bus hold (H)

A bus-hold circuit is implemented in selected logic families to help solve the floating-input problem. The bus-hold circuit maintains the last known input state into the device and, as an additional benefit, pullup or pulldown resistors are no longer needed (see Figure 3). The advantages of devices with this circuit are board space savings and reduced component costs.




Figure 3

## damping resistor on inputs/outputs (R)

Series damping resistors (SDR), denoted R in the device name, are included at all input and output ports of designated devices (see Figure 4). The SDRs limit the current, thereby reducing noise from signal undershoot and overshoot. Additionally, SDRs make line termination easier, which improves signal quality by reducing ringing and line reflections.




Figure 4

## schottky clamping diode (S)

Schottky diodes are incorporated in inputs and outputs to clamp undershoot (see Figure 5). The Schottky diodes prevent undershoot signals from dropping below a specified level, reducing the possibility of damage to connected devices by large undershoots that can occur without the Schottky diodes.





Figure 5

**undershoot-protection circuitry (K)**

TI undershoot-protection circuitry (UPC) functions similarly to Schottky clamping diodes, with one major difference. UPC is an active clamping structure. UPC can greatly reduce undershoot duration, increasing protection to connected devices that otherwise can be damaged (see Figure 6).



† Undershoot control circuit




Figure 6

## power-up 3-state (Z)

The power-up 3-state feature ensures valid output levels during power up and the valid high-impedance state during power down.  $\overline{OE}$  must be tied high (to  $V_{CC}$ ) through an external pullup resistor (see Figure 7).




Figure 7

## NOTIFICATION OF PACKAGE NOMENCLATURE ALIAS (for Standard Linear and Logic device names of more than 18 characters)

TI is converting from its current order-entry system to a more advanced system. This conversion requires modifications, both internal and external, to TI's current business processes. This new system will ultimately provide significant improvements to all facets of TI's business – from production, to order entry, to logistics. One change required is a limitation of TI part numbers to no more than 18 characters in length. Based on customer inputs, Standard Linear and Logic determined the least disruptive implementations as outlined below:

### 1. Package alias

TI will use a package alias to denote specific package types for devices currently exceeding 18 characters in length. Table 1 shows a mapping of package codes to an alias single-character representation.

**Table 1**

CURRENT PACKAGE CODE	ALIAS
DL	L
DGG/DBB	G
DGV	V
GKE/GKF/GQL	K
DLR	LR – tape/reel packing
DGGR/DBBR	GR – tape/reel packing
DGVR	VR – tape/reel packing
GKER/GKFR/GQLR	KR – tape/reel packing

Current: SN74 ALVCH 162269A DGGR  
New: SN74 ALVCH 162269A GR

### 2. Resistor-option nomenclature

For devices with names of more than 18 characters with input and output resistors, TI will adopt a simplified nomenclature to designate the resistor option. This will eliminate the redundant “2” (designating output resistors) when the part number also contains an “R” (designating input/output resistors).



Current: SN74 ALVCH R 16 2 245 A  
New: SN74 ALVCH R 16 245 A

There is no change to the device or data-sheet electrical parameters. The packages involved and the changes in nomenclature are noted in Table 1.

These nomenclature changes are being gradually implemented. The first customer-visible conversions for TI logic devices will be made to data sheets. Over the next few months, TI logic data sheets will be updated. These changes in device nomenclature do not reflect a change in device performance or process characteristics.

# THERMAL INFORMATION

In digital-system design, consideration must be given to thermal management of components. The small size of packages makes this more critical. Figures 8–16 show the high-effect (high-K) thermal resistance for the 5-, 14-, 16-, 20-, 24-, 48-, 56-, 64-, and 80-pin packages for various rates of airflow calculated in accordance with JESD 51-7.


The thermal resistances in Figures 8–16 can be used to approximate typical and maximum virtual junction temperatures. In general, the junction temperature for any device can be calculated using the following equation:

$$T_J = R_{\theta JA} \times P_T + T_A$$

Where:


- $T_J$  = virtual junction temperature (°C)
- $R_{\theta JA}$  = thermal resistance, junction to free air (°C/W)
- $P_T$  = total power dissipation of the device (W)
- $T_A$  = free-air temperature (°C)

**JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
vs  
AIR VELOCITY  
5-Pin Packages**



**Figure 8**

**JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
vs  
AIR VELOCITY  
14-Pin Packages**



**Figure 9**

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
16-Pin Packages




Figure 10

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
20-Pin Packages




Figure 11

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
24-Pin Packages




Figure 12

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
48-Pin Packages




Figure 13

# THERMAL INFORMATION

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
56-Pin Packages




Figure 14

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
64-Pin Packages




Figure 15

JUNCTION-TO-AMBIENT THERMAL RESISTANCE  
VS  
AIR VELOCITY  
80-Pin Packages




Figure 16


<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

## Contents


		<b>Page</b>
SN74AUC1G00	Single 2-Input Positive-NAND Gate .....	2-3
SN74AUC1G02	Single 2-Input Positive-NOR Gate .....	2-9
SN74AUC1G04	Single Inverter Gate .....	2-15
SN74AUC1GU04	Single Inverter Gate .....	2-21
SN74AUC1G06	Single Inverter Buffer/Driver With Open-Drain Output .....	2-25
SN74AUC1G07	Single Buffer/Driver With Open-Drain Output .....	2-31
SN74AUC1G08	Single 2-Input Positive-AND Gate .....	2-35
SN74AUC1G14	Single Schmitt-Trigger Inverter .....	2-41
SN74AUC1G17	Single Schmitt-Trigger Buffer .....	2-47
SN74AUC1G32	Single 2-Input Positive-OR Gate .....	2-53
SN74AUC1G66	Single Bilateral Analog Switch .....	2-59
SN74AUC1G79	Single Positive-Edge-Triggered D-Type Flip-Flop .....	2-69
SN74AUC1G80	Single Positive-Edge-Triggered D-Type Flip-Flop .....	2-75
SN74AUC1G86	Single 2-Input Exclusive-OR Gate .....	2-81
SN74AUC1G125	Single Bus Buffer Gate With 3-State Output .....	2-87
SN74AUC1G126	Single Bus Buffer Gate With 3-State Output .....	2-93
SN74AUC1G240	Single Buffer/Driver With 3-State Output .....	2-99

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 2.2 ns at 1.8 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description/ordering information

This single 2-input positive-NAND gate is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

The SN74AUC1G00 performs the Boolean function  $Y = \overline{A \cdot B}$  or  $Y = \overline{A} + \overline{B}$  in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G00YEAR	--_UA_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G00YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G00DBVR	U00_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G00DCKR	UA_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1G00


## SINGLE 2-INPUT POSITIVE-NAND GATE

SCES368J – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G00

## SINGLE 2-INPUT POSITIVE-NAND GATE

SCES368J – SEPTEMBER 2001 – REVISED DECEMBER 2002

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.95 V	20	ns/V
		V <sub>CC</sub> = 2.3 V to 2.7 V	10	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or B input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G00

## SINGLE 2-INPUT POSITIVE-NAND GATE

SCES368J – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	4.7	0.9	3.2	0.5	2.2	†	†	†	†	†	ns

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	0.7	1.3	2.2	0.5	2	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	15	15	15	15	19	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G02 SINGLE 2-INPUT POSITIVE-NOR GATE


SCES369J – SEPTEMBER 2001 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.4 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## description/ordering information

This single 2-input positive-NOR gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G02 performs the Boolean function  $Y = \overline{A + B}$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G02YEAR	--_UB_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G02YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G02DBVR	U02_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G02DCKR	UB_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G02

## SINGLE 2-INPUT POSITIVE-NOR GATE

SCES369J – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	L
X	H	L
L	L	H

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.95 V	20	ns/V
		V <sub>CC</sub> = 2.3 V to 2.7 V	10	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or B input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G02

## SINGLE 2-INPUT POSITIVE-NOR GATE

SCES369J – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	4.6	0.9	3.2	0.5	2.2	†	†	†	†	†	ns

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	0.7	1.3	2.4	0.5	2.1	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	15	15	15	15	19	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	2 × V <sub>CC</sub>
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

V <sub>CC</sub>	C <sub>L</sub>	R <sub>L</sub>	V <sub>Δ</sub>
0.8 V	15 pF	2 kΩ	0.1 V
1.2 V ± 0.1 V	15 pF	2 kΩ	0.1 V
1.5 V ± 0.1 V	15 pF	2 kΩ	0.1 V
1.8 V ± 0.15 V	15 pF	2 kΩ	0.15 V
2.5 V ± 0.2 V	15 pF	2 kΩ	0.15 V
1.8 V ± 0.15 V	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	30 pF	500 Ω	0.15 V




- NOTES:
- A. C<sub>L</sub> includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z<sub>O</sub> = 50 Ω, slew rate ≥ 1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
  - G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.2 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single inverter gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G04 performs the Boolean function  $Y = \bar{A}$ .

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G04YEAR	_ _ _ UC _
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G04YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G04DBVR	U04_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G04DCKR	UC_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1G04


## SINGLE INVERTER GATE

SCES370J – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.95 V	20	ns/V
		V <sub>CC</sub> = 2.3 V to 2.7 V	5	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G04

## SINGLE INVERTER GATE

SCES370J – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	4.4	0.8	3	0.5	2	†	†	†	†	†	ns

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	0.6	1.2	2.2	0.5	1.9	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	14	14	14	14	19	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.4 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Unbuffered Output
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single inverter gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1GU04 contains one inverter with an unbuffered output and performs the Boolean function  $Y = \bar{A}$ .

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1GU04YEAR	---UD_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1GU04YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1GU04DBVR	UU4_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1GU04DCKR	UD_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

## FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

NanoStar and NanoFree are trademarks of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1GU04 SINGLE INVERTER GATE

SCES371G – SEPTEMBER 2001 – REVISED DECEMBER 2002

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$I_O = -100 \mu A$	$0.65 \times V_{CC}$	V
$V_{IL}$	Low-level input voltage	$I_O = 100 \mu A$	$0.35 \times V_{CC}$	V
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3			pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	1.9	0.6	2.5	0.6	1.7	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.6	1.1	2.4	0.5	2.1	ns


operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
		TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance f = 10 MHz	4	4	4	4	5	pF

# SN74AUC1GU04 SINGLE INVERTER GATE





SCES371G – SEPTEMBER 2001 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G06 SINGLE INVERTER BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SCES372G – SEPTEMBER 2001 – REVISED DECEMBER 2002


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 2.5 ns at 1.8 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single inverter buffer/driver is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

The output of the SN74AUC1G06 is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G06YEAR	___UT_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G06YZAR	___UT_
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G06DBVR	U06_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G06DCKR	UT_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

**SN74AUC1G06**  
**SINGLE INVERTER BUFFER/DRIVER**  
**WITH OPEN-DRAIN OUTPUT**

SCES372G – SEPTEMBER 2001 – REVISED DECEMBER 2002

**FUNCTION TABLE**

INPUT A	OUTPUT Y
H	L
L	H

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC1G06**  
**SINGLE INVERTER BUFFER/DRIVER**  
**WITH OPEN-DRAIN OUTPUT**

SCES372G – SEPTEMBER 2001 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	2.7	V
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.6 V	20	ns/V
		V <sub>CC</sub> = 1.65 V	10	
		V <sub>CC</sub> = 2.3 V	5	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3	pF

† All typical values are at T<sub>A</sub> = 25°C.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V		V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>pd</sub>	A	Y	5	0.3	3.1	0.2	2.4	‡	‡	‡	‡	‡	ns	

‡ This information was not available at the time of publication.



**SN74AUC1G06**  
**SINGLE INVERTER BUFFER/DRIVER**  
**WITH OPEN-DRAIN OUTPUT**

SCES372G – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8$ V $\pm 0.15$ V			$V_{CC} = 2.5$ V $\pm 0.2$ V		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	0.5	1.6	2.5	0.2	1.8	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8$ V	$V_{CC} = 1.2$ V	$V_{CC} = 1.5$ V	$V_{CC} = 1.8$ V	$V_{CC} = 2.5$ V	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10$ MHz	2	2	2	2	7	pF







**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SCES373J– SEPTEMBER 2001 – REVISED DECEMBER 2002


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The output of the SN74AUC1G07 is open drain and can be connected to other open-drain outputs to implement active-low wired-OR or active-high wired-AND functions.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G07YEAR	_ _ _ UV _
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G07YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G07DBVR	U07 _
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G07DCKR	UV _

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT

SCES373J– SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

## logic diagram (positive logic)



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to 3.6 V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	±20 mA
Continuous current through $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	2.7	V
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		15	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC1G07**  
**SINGLE BUFFER/DRIVER**  
**WITH OPEN-DRAIN OUTPUT**

SCES373J– SEPTEMBER 2001 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3		pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V		3.5		pF

† All typical values are at T<sub>A</sub> = 25°C.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.7	0.3	3.3	0.2	2.4	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.8	1.9	2.5	0.2	1.8	ns

**operating characteristics, T<sub>A</sub> = 25°C**


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	2	3	3	5	pF



# SN74AUC1G07 SINGLE BUFFER/DRIVER WITH OPEN-DRAIN OUTPUT





SCES373J– SEPTEMBER 2001 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.4 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description/ordering information

This single 2-input positive-AND gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G08 performs the Boolean function  $Y = A \cdot B$  or  $Y = \overline{\overline{A} + \overline{B}}$  in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G08YEAR	___UE_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G08YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G08DBVR	U08_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G08DCKR	UE_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1G08


## SINGLE 2-INPUT POSITIVE-AND GATE

SCES374I – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	H
L	X	L
X	L	L

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
DCK package .....	252°C/W
YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V to 1.95 V	0.65 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V to 1.95 V	0.35 × V <sub>CC</sub>	V
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.95 V	20	ns/V
		V <sub>CC</sub> = 2.3 V to 2.7 V	10	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1		V	
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V	0.2		V	
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V	0.3			
	I <sub>OL</sub> = 5 mA	1.4 V	0.4			
	I <sub>OL</sub> = 8 mA	1.65 V	0.45			
	I <sub>OL</sub> = 9 mA	2.3 V	0.6			
I <sub>I</sub>	A or B input V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V	±5		μA	
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0	±10		μA	
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V	10		μA	
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3		pF	

† All typical values are at T<sub>A</sub> = 25°C.

# SN74AUC1G08

## SINGLE 2-INPUT POSITIVE-AND GATE

SCES374I – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	4.7	0.9	3.3	0.6	2.3	†	†	†	†	†	ns

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	0.7	1.3	2.4	0.5	2	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	15	15	15	15	19	pF







PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G14 SINGLE SCHMITT-TRIGGER INVERTER

SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single Schmitt-trigger inverter is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G14 contains one inverter and performs the Boolean function  $Y = \bar{A}$ . The device functions as an independent inverter, but because of Schmitt action, it may have different input threshold levels for positive-going ( $V_{T+}$ ) and negative-going ( $V_{T-}$ ) signals.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G14YEAR	___UF_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G14YZAR	___UF_
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G14DBVR	U14_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G14DCKR	UF_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G14

## SINGLE SCHMITT-TRIGGER INVERTER

SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUT A	OUTPUT Y
H	L
L	H

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G14 SINGLE SCHMITT-TRIGGER INVERTER

SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74AUC1G14

## SINGLE SCHMITT-TRIGGER INVERTER

SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>T+</sub> Positive-going input threshold voltage		0.8 V	0.5			V
		1.1 V	0.51		0.86	
		1.4 V	0.65		1	
		1.65 V	0.79		1.16	
		2.3 V	1.11		1.56	
V <sub>T-</sub> Negative-going input threshold voltage		0.8 V	0.3			V
		1.1 V	0.22		0.53	
		1.4 V	0.3		0.58	
		1.65 V	0.39		0.62	
		2.3 V	0.58		0.87	
ΔV <sub>T</sub> Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		0.8 V	0.21			V
		1.1 V	0.25		0.38	
		1.4 V	0.31		0.5	
		1.65 V	0.37		0.62	
		2.3 V	0.48		0.77	
V <sub>OH</sub>	I <sub>OH</sub> = –100 μA	0.8 V to 2.7 V	V <sub>CC</sub> –0.1			V
	I <sub>OH</sub> = –0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = –3 mA	1.1 V	0.8			
	I <sub>OH</sub> = –5 mA	1.4 V	1			
	I <sub>OH</sub> = –8 mA	1.65 V	1.2			
	I <sub>OH</sub> = –9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3.5	pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	5.8	0.7	4	0.6	2.3	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.



# SN74AUC1G14 SINGLE SCHMITT-TRIGGER INVERTER

SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8$ V $\pm 0.15$ V			$V_{CC} = 2.5$ V $\pm 0.2$ V		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	0.7	1.6	2.5	0.5	2.5	ns


operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8$ V	$V_{CC} = 1.2$ V	$V_{CC} = 1.5$ V	$V_{CC} = 1.8$ V	$V_{CC} = 2.5$ V	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10$ MHz	14	15	15	16	19	pF

# SN74AUC1G14 SINGLE SCHMITT-TRIGGER INVERTER


SCES375H – SEPTEMBER 2001 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.4 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



NC – No internal connection

YEA OR YZA PACKAGE  
(BOTTOM VIEW)



DNU – Do not use

## description/ordering information

This single Schmitt-trigger buffer is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G17 contains one buffer and performs the Boolean function  $Y = A$ . The device functions as an independent buffer, but because of Schmitt action, it may have different input threshold levels for positive-going ( $V_{T+}$ ) and negative-going ( $V_{T-}$ ) signals.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
–40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G17YEAR	--_U7_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G17YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G17DBVR	U17_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G17DCKR	U7_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G17

## SINGLE SCHMITT-TRIGGER BUFFER

SCES376H – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUT A	OUTPUT Y
H	H
L	L

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
DCK package .....	252°C/W
YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G17 SINGLE SCHMITT-TRIGGER BUFFER

SCES376H – SEPTEMBER 2001 – REVISED DECEMBER 2002

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

# SN74AUC1G17

## SINGLE SCHMITT-TRIGGER BUFFER

SCES376H – SEPTEMBER 2001 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>T+</sub> Positive-going input threshold voltage		0.8 V	0.5			V
		1.1 V	0.51		0.86	
		1.4 V	0.65		1	
		1.65 V	0.79		1.16	
		2.3 V	1.11		1.56	
V <sub>T-</sub> Negative-going input threshold voltage		0.8 V	0.3			V
		1.1 V	0.22		0.53	
		1.4 V	0.3		0.58	
		1.65 V	0.39		0.62	
		2.3 V	0.58		0.87	
ΔV <sub>T</sub> Hysteresis (V <sub>T+</sub> – V <sub>T-</sub> )		0.8 V	0.21			V
		1.1 V	0.25		0.38	
		1.4 V	0.31		0.5	
		1.65 V	0.37		0.62	
		2.3 V	0.48		0.77	
V <sub>OH</sub>	I <sub>OH</sub> = –100 μA	0.8 V to 2.7 V	V <sub>CC</sub> –0.1			V
	I <sub>OH</sub> = –0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = –3 mA	1.1 V	0.8			
	I <sub>OH</sub> = –5 mA	1.4 V	1			
	I <sub>OH</sub> = –8 mA	1.65 V	1.2			
	I <sub>OH</sub> = –9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		3	pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	5.7	0.8	3.9	0.7	2.1	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.



# SN74AUC1G17 SINGLE SCHMITT-TRIGGER BUFFER

SCES376H – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A	Y	0.8	1.4	2.4	0.7	2.5	ns


operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	15	15	16	16	20	pF

# SN74AUC1G17 SINGLE SCHMITT-TRIGGER BUFFER


SCES376H – SEPTEMBER 2001 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS




VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.4 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description/ordering information

This single 2-input positive-OR gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G32 performs the Boolean function  $Y = A + B$  or  $Y = \overline{A} \cdot \overline{B}$  in positive logic.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G32YEAR	___UG_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G32YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G32DBVR	U32_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G32DCKR	UG_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1G32

## SINGLE 2-INPUT POSITIVE-OR GATE

SCES377H – SEPTEMBER 2001 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	X	H
X	H	H
L	L	L

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or B input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		4	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G32

## SINGLE 2-INPUT POSITIVE-OR GATE

SCES377H – SEPTEMBER 2001 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.5 \text{ V} \pm 0.1 \text{ V}$	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$	UNIT					
			TYP	MIN	MAX	MIN	MAX		MIN	TYP	MAX	MIN	MAX
$t_{pd}$	A or B	Y	4.8	1	3.5	0.6	2.3	†	†	†	†	†	ns

† This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}$	A or B	Y	0.8	1.4	2.4	0.6	2.1	ns

operating characteristics,  $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	$V_{CC} = 0.8 \text{ V}$	$V_{CC} = 1.2 \text{ V}$	$V_{CC} = 1.5 \text{ V}$	$V_{CC} = 1.8 \text{ V}$	$V_{CC} = 2.5 \text{ V}$	UNIT
		TYP	TYP	TYP	TYP	TYP	
$C_{pd}$ Power dissipation capacitance	$f = 10 \text{ MHz}$	14	14	15	15	20	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 0.2 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- High On-Off Output Voltage Ratio
- High Degree of Linearity
- High Speed – Typically 0.5 ns ( $V_{CC} = 3$  V,  $C_L = 50$  pF)
- Low On-State Impedance – Typically  $\approx 9 \Omega$  ( $V_{CC} = 2.3$  V)
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description/ordering information


This single analog switch is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G66 can handle both analog and digital signals. It permits signals with amplitudes of up to 3.6-V (peak) to be transmitted in either direction.


NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## ORDERING INFORMATION

$T_A$	PACKAGE†	ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G66YEAR
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G66YZAR
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G66DBVR
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G66DCKR
			--_U6_
			U66_
			U6_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUC1G66


## SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002

FUNCTION TABLE

CONTROL INPUT (C)	SWITCH
L	OFF
H	ON

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ (see Note 1)	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Notes 1 and 2)	–0.5 V to 3.6 V
Switch I/O voltage range, $V_{I/O}$ (see Notes 1 and 2)	–0.5 V to $V_{CC} + 0.5$ V
Control input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
I/O port diode current, $I_{IOK}$ ( $V_{I/O} < 0$ or $V_{I/O} > V_{CC}$ )	±50 mA
On-state switch current, $I_T$ ( $V_{I/O} = 0$ to $V_{CC}$ )	±50 mA
Continuous current through $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 3):	
DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
- All voltages are with respect to ground unless otherwise specified.
  - The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
  - The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 4)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I/O</sub>	I/O port voltage	0	V <sub>CC</sub>	V
V <sub>I</sub>	Control input voltage	0	3.6	V
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	−40	85	°C

NOTE 4: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN TYP† MAX			UNIT
			MIN	TYP	MAX	
r <sub>on</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub> (see Figure 1)	I <sub>S</sub> = 4 mA	1.65 V	10	20	Ω
			I <sub>S</sub> = 8 mA	2.3 V	9	
r <sub>on(p)</sub>	V <sub>I</sub> = V <sub>CC</sub> to GND, V <sub>C</sub> = V <sub>IH</sub> (see Figure 1)	I <sub>S</sub> = 4 mA	1.65 V	32	80	Ω
			I <sub>S</sub> = 8 mA	2.3 V	15	
I <sub>S(off)</sub>	V <sub>I</sub> = V <sub>CC</sub> and V <sub>O</sub> = GND, or V <sub>I</sub> = GND and V <sub>O</sub> = V <sub>CC</sub> , V <sub>C</sub> = V <sub>IL</sub> (see Figure 2)	2.7 V		±1	±0.1†	μA
I <sub>S(on)</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, V <sub>C</sub> = V <sub>IH</sub> , V <sub>O</sub> = Open (see Figure 3)	2.7 V		±1	±0.1†	μA
I <sub>I</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>iC</sub>		2.5 V		2		pF
C <sub>io(off)</sub>		2.5 V		3.5		pF
C <sub>io(on)</sub>		2.5 V		7		pF

† All typical values are at T<sub>A</sub> = 25°C.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 4)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V		V <sub>CC</sub> = 1.2 V ±0.1 V		V <sub>CC</sub> = 1.5 V ±0.1 V		V <sub>CC</sub> = 1.8 V ±0.15 V			V <sub>CC</sub> = 2.5 V ±0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>pd</sub> ‡	A or B	B or A	0.9		0.3		0.2		0.2		0.1		ns	
t <sub>en</sub>	C	A or B	4.1	0.5	2.6	0.5	1.7	0.5	0.8	1.1	0.5	1	ns	
t <sub>dis</sub>	C	A or B	5	0.7	3.6	0.5	2.6	0.5	1.7	2.9	0.5	2.2	ns	

‡ The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

# SN74AUC1G66

## SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  (unless otherwise noted) (see Figure 4)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$			$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		UNIT
			MIN	TYP	MAX	MIN	MAX	
$t_{pd}^\dagger$	A or B	B or A			0.3		0.3	ns
$t_{en}$	C	A or B	0.5	1.4	2.3	0.8	1.4	ns
$t_{dis}$	C	A or B	0.5	1.7	2.9	0.5	1.5	ns

$^\dagger$  The propagation delay is the calculated RC time constant of the typical on-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).



# SN74AUC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002

## analog switch characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	V <sub>CC</sub>	TYP	UNIT
Frequency response <sup>†</sup> (switch ON)	A or B	B or A	$C_L = 50\text{ pF}$ , $R_L = 600\ \Omega$ , $f_{in} = \text{sine wave}$ (see Figure 5)	0.8 V	60	MHz
				1.1 V	60	
				1.4 V	80	
				1.65 V	120	
				2.3 V	170	
			$C_L = 5\text{ pF}$ , $R_L = 50\ \Omega$ , $f_{in} = \text{sine wave}$ (see Figure 5)	0.8 V	>500	
				1.1 V	>500	
				1.4 V	>500	
				1.65 V	>500	
				2.3 V	>500	
Crosstalk (control input to signal output)	C	A or B	$C_L = 50\text{ pF}$ , $R_L = 600\ \Omega$ , $f_{in} = 1\text{ MHz}$ (square wave) (see Figure 6)	0.8 V	9	mV
				1.1 V	14	
				1.4 V	15	
				1.65 V	16	
				2.3 V	20	
Feed-through attenuation <sup>‡</sup> (switch OFF)	A or B	B or A	$C_L = 50\text{ pF}$ , $R_L = 600\ \Omega$ , $f_{in} = 1\text{ MHz}$ (sine wave) (see Figure 7)	0.8 V	-60	dB
				1.1 V	-60	
				1.4 V	-60	
				1.65 V	-60	
				2.3 V	-60	
			$C_L = 5\text{ pF}$ , $R_L = 50\ \Omega$ , $f_{in} = 1\text{ MHz}$ (sine wave) (see Figure 7)	0.8 V	-55	
				1.1 V	-55	
				1.4 V	-55	
				1.65 V	-55	
				2.3 V	-55	
Sine-wave distortion	A or B	B or A	$C_L = 50\text{ pF}$ , $R_L = 10\text{ k}\Omega$ , $f_{in} = 1\text{ kHz}$ (sine wave) (see Figure 8)	0.8 V	7.5	%
				1.1 V	0.16	
				1.4 V	0.04	
				1.65 V	0.03	
				2.3 V	0.02	
	A or B	B or A	$C_L = 50\text{ pF}$ , $R_L = 10\text{ k}\Omega$ , $f_{in} = 10\text{ kHz}$ (sine wave) (see Figure 8)	0.8 V	4.2	
				1.1 V	0.2	
				1.4 V	0.03	
				1.65 V	0.02	
				2.3 V	0.02	

<sup>†</sup> Adjust  $f_{in}$  voltage to obtain 0 dBm at output. Increase  $f_{in}$  frequency until dB meter reads -3 dB.

<sup>‡</sup> Adjust  $f_{in}$  voltage to obtain 0 dBm at input.

## operating characteristics, $T_A = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
		TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub> Power dissipation capacitance	f = 10 MHz	3	3	3	3	3	pF



# SN74AUC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




Figure 1. On-State Resistance Test Circuit




Figure 2. Off-State Switch Leakage-Current Test Circuit

PARAMETER MEASUREMENT INFORMATION





Figure 3. On-State Leakage-Current Test Circuit

# SN74AUC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002


## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$V_{LOAD}$
$t_{PHZ}/t_{PZH}$	GND

LOAD CIRCUIT


$V_{CC}$	INPUTS		$V_M$	$V_{LOAD}$	$C_L$	$R_L$	$V_{\Delta}$
	$V_I$	$t_r/t_f$					
0.8 V	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k $\Omega$	0.1 V
$1.2 \text{ V} \pm 0.1 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k $\Omega$	0.1 V
$1.5 \text{ V} \pm 0.1 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k $\Omega$	0.1 V
$1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k $\Omega$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	15 pF	2 k $\Omega$	0.15 V
$1.8 \text{ V} \pm 0.15 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	1 k $\Omega$	0.15 V
$2.5 \text{ V} \pm 0.2 \text{ V}$	$V_{CC}$	$\leq 2$ ns	$V_{CC}/2$	$2 \times V_{CC}$	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

Figure 4. Load Circuit and Voltage Waveforms



PARAMETER MEASUREMENT INFORMATION




Figure 5. Frequency Response (Switch ON)




Figure 6. Crosstalk (Control Input – Switch Output)

# SN74AUC1G66 SINGLE BILATERAL ANALOG SWITCH

SCES386E – MARCH 2002 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




Figure 7. Feed Through, Switch Off




Figure 8. Sine-Wave Distortion


# SN74AUC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP


SCES387F – MARCH 2002 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description/ordering information

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G79YEAR	--_UR_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G79YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G79DBVR	U79_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G79DCKR	UR_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G79


## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES387F – MARCH 2002 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
CLK	D	Q
↑	H	H
↑	L	L
L	X	Q <sub>0</sub>

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES387F – MARCH 2002 – REVISED DECEMBER 2002

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	D or CLK input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		2.5	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G79

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES387F – MARCH 2002 – REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	50	200		225		250		275		MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.6	1.7		1.7		1.7		1.7		ns
t <sub>su</sub>	Setup time before CLK↑, Data high or low	1.5	1.1		0.7		0.7		0.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	0	0		0		0		0.1		ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			50	200		225		250			275		MHz
t <sub>pd</sub>	CLK	Q	5	1	3.9	0.8	2.5	0.3	1	1.9	0.3	1.3	ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			250			275		ns
t <sub>pd</sub>	CLK	Q	0.8	1.5	2.4	0.6	1.8	ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
		TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance f = 10 MHz	18	18	18	18.5	20.5	pF







**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms**


# SN74AUC1G80

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP


SCES388F – MARCH 2002 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 2.5 ns at 1.8 V
- Low Power Consumption, 10-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 3.3 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



### description/ordering information

This single positive-edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

When data at the data (D) input meets the setup time requirement, the data is transferred to the Q̄ output on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without affecting the levels at the outputs.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G80YEAR	--_UX_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G80YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G80DBVR	U80_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G80DCKR	UX_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC1G80


## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES388F – MARCH 2002 – REVISED DECEMBER 2002

FUNCTION TABLE

INPUTS		OUTPUT
CLK	D	Q
↑	H	L
↑	L	H
L	X	Q <sub>0</sub>

### logic diagram (positive logic)



### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G80

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES388F – MARCH 2002 – REVISED DECEMBER 2002

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	D or CLK input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		2.5	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G80

## SINGLE POSITIVE-EDGE-TRIGGERED D-TYPE FLIP-FLOP

SCES388F – MARCH 2002 – REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	50	200		225		250		275		MHz
t <sub>w</sub>	Pulse duration, CLK high or low	4.6	1.7		1.7		1.7		1.7		ns
t <sub>su</sub>	Setup time before CLK↑, Data high or low	1.6	1.1		0.8		0.6		0.5		ns
t <sub>h</sub>	Hold time, data after CLK↑	0	0		0.1		0.1		0.1		ns

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			50	200		225		250			275		MHz
t <sub>pd</sub>	CLK	$\bar{Q}$	5	1	3.9	0.8	2.5	0.3	1	1.9	0.3	1.3	ns


switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			250			275		ns
t <sub>pd</sub>	CLK	$\bar{Q}$	0.8	1.5	2.4	0.6	1.8	ns

operating characteristics, T<sub>A</sub> = 25°C


PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
		TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance f = 10 MHz	18	18	18	18.5	20.5	pF

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


**Figure 1. Load Circuit and Voltage Waveforms**

# SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE


SCES389E – MARCH 2002 – REVISED JANUARY 2003

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## description/ordering information

This single 2-input exclusive - OR gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G86 performs the Boolean function  $Y = A \oplus B$  or  $Y = \bar{A}B + A\bar{B}$  in positive logic.

A common application is as a true/complement element. If the input is low, the other input is reproduced in true form at the output. If the input is high, the signal on the other input is reproduced inverted at the output.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G86YEAR	--_UH_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G86YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G86DBVR	U86_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G86DCKR	UH_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2003, Texas Instruments Incorporated

# SN74AUC1G86

## SINGLE 2-INPUT EXCLUSIVE-OR GATE


SCES389E – MARCH 2002 – REVISED JANUARY 2003

FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
L	L	L
L	H	H
H	L	H
H	H	L

### exclusive-OR logic

An exclusive-OR gate has many applications, some of which can be represented better by alternative logic symbols.



These are five equivalent exclusive-OR symbols valid for an SN74AUC1G86 gate in positive logic; negation may be shown at any two ports.

LOGIC-IDENTITY ELEMENT




The output is active (low) if all inputs stand at the same logic level (i.e.,  $A = B$ ).

EVEN-PARITY ELEMENT



The output is active (low) if an even number of inputs (i.e., 0 or 2) are active.

ODD-PARITY ELEMENT



The output is active (high) if an odd number of inputs (i.e., only 1 of the 2) are active.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	-50 mA
Continuous output current, $I_O$	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package	206°C/W
DCK package	252°C/W
YEA/YZA package	154°C/W
Storage temperature range, $T_{stg}$	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

# SN74AUC1G86 SINGLE 2-INPUT EXCLUSIVE-OR GATE

SCES389E – MARCH 2002 – REVISED JANUARY 2003

## recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V		0.55		
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V		0.25		
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or B input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V		±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0		±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V		10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V		2.5	pF

† All typical values are at T<sub>A</sub> = 25°C.



# SN74AUC1G86

## SINGLE 2-INPUT EXCLUSIVE-OR GATE

SCES389E – MARCH 2002 – REVISED JANUARY 2003

switching characteristics over recommended operating free-air temperature range,  $C_L = 15$  pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	5.5	0.8	3.8	0.5	2.4	0.4	1	1.7	0.3	1.3	ns
	B		5	0.8	3.6	0.5	2.2	0.4	1	1.7	0.3	1.2	

switching characteristics over recommended operating free-air temperature range,  $C_L = 30$  pF (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.8	1.5	2.3	0.7	1.8	ns
	B		0.8	1.5	2.3	0.7	1.7	

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER	TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
		TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance f = 10 MHz	16	16	16.5	17	18.5	pF




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT


SCES382E – MARCH 2002 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## description/ordering information

This bus buffer gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G125 is a single line driver with a 3-state output. The output is disabled when the output-enable ( $\overline{OE}$ ) input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G125YEAR	--_UM_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G125YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G125DBVR	U25_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G125DCKR	UM_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


**SN74AUC1G125**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES382E – MARCH 2002 – REVISED DECEMBER 2002

**FUNCTION TABLE**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
DCK package .....	252°C/W
YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC1G125**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES382E – MARCH 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.6 V	20	ns/V
		V <sub>CC</sub> = 1.65 V to 1.95 V	10	
		V <sub>CC</sub> = 2.3 V to 2.7 V	3	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74AUC1G125

## SINGLE BUS BUFFER GATE

### WITH 3-STATE OUTPUT

SCES382E – MARCH 2002 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	2.5			pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5.5			pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.7	0.8	3.6	0.4	2.3	‡	‡	‡	‡	‡	ns
t <sub>en</sub>	$\overline{OE}$	Y	5.4	0.7	4.1	0.5	2.6	‡	‡	‡	‡	‡	ns
t <sub>dis</sub>	$\overline{OE}$	Y	4.8	1.4	4.3	1.4	4	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.7	1.5	2.5	0.9	1.7	ns
t <sub>en</sub>	$\overline{OE}$	Y	1	1.6	2.6	1.1	1.9	ns
t <sub>dis</sub>	$\overline{OE}$	Y	1.8	2.2	3.1	0.8	1.7	ns



**SN74AUC1G125**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES382E – MARCH 2002 – REVISED DECEMBER 2002


**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	14	14	14	15	16	pF
	Outputs enabled							
	Outputs disabled		1.5	1.5	1.5	2	2.5	

# SN74AUC1G125 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT

SCES382E – MARCH 2002 – REVISED DECEMBER 2002


## PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G126 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT


SCES383E – MARCH 2002 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## description/ordering information

This bus buffer gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G126 is a single line driver with a 3-state output. The output is disabled when the output-enable (OE) input is low.

To ensure the high-impedance state during power up or power down, OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G126YEAR	--_UN_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G126YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G126DBVR	U26_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G126DCKR	UN_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


**SN74AUC1G126**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES383E – MARCH 2002 – REVISED DECEMBER 2002

**FUNCTION TABLE**

INPUTS		OUTPUT
OE	A	Y
H	H	H
H	L	L
L	X	Z

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
DCK package .....	252°C/W
YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC1G126**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES383E – MARCH 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.6 V	20	ns/V
		V <sub>CC</sub> = 1.65 V to 1.95 V	10	
		V <sub>CC</sub> = 2.3 V to 2.7 V	3	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74AUC1G126

## SINGLE BUS BUFFER GATE

### WITH 3-STATE OUTPUT

SCES383E – MARCH 2002 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or OE input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	2.5			pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5.5			pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.5	0.8	3.6	0.6	2.3	‡	‡	‡	‡	‡	ns
t <sub>en</sub>	OE	Y	4.9	0.7	3.8	0.7	2.5	‡	‡	‡	‡	‡	ns
t <sub>dis</sub>	OE	Y	4.9	2.2	4.7	1.8	4.1	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.

switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	1	1.5	2.5	0.9	1.7	ns
t <sub>en</sub>	OE	Y	1.1	1.6	2.5	0.9	1.9	ns
t <sub>dis</sub>	OE	Y	1.3	2.6	3.1	1	2.1	ns



**SN74AUC1G126**  
**SINGLE BUS BUFFER GATE**  
**WITH 3-STATE OUTPUT**

SCES383E – MARCH 2002 – REVISED DECEMBER 2002


**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	$V_{CC} = 0.8\text{ V}$	$V_{CC} = 1.2\text{ V}$	$V_{CC} = 1.5\text{ V}$	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$	UNIT	
			TYP	TYP	TYP	TYP	TYP		
$C_{pd}$	Power dissipation capacitance	Outputs enabled	f = 10 MHz	14	14	14	15	16	pF
				Outputs disabled	1.5	1.5	1.5	2	

# SN74AUC1G126 SINGLE BUS BUFFER GATE WITH 3-STATE OUTPUT


SCES383E – MARCH 2002 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC1G240 SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT


SCES384E – MARCH 2002 – REVISED DECEMBER 2002

- Available in the Texas Instruments NanoStar™ and NanoFree™ Packages
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2.5 ns at 1.8 V
- Low Power Consumption, 10- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DBV OR DCK PACKAGE  
(TOP VIEW)



YEA OR YZA PACKAGE  
(BOTTOM VIEW)



## description/ordering information

This bus buffer gate is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC1G240 is a single line driver with a 3-state output. The output is disabled when the output-enable ( $\overline{OE}$ ) input is high.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

NanoStar™ and NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING‡
-40°C to 85°C	NanoStar™ WCSP (DSBGA) – YEA	Tape and reel	SN74AUC1G240YEAR	--_UK_
	NanoFree™ WCSP (DSBGA) – YZA (Pb-free)	Tape and reel	SN74AUC1G240YZAR	
	SOT (SOT-23) – DBV	Tape and reel	SN74AUC1G240DBVR	U40_
	SOT (SC-70) – DCK	Tape and reel	SN74AUC1G240DCKR	UK_

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

‡ DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.

YEA/YZA: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site.

NanoStar and NanoFree are trademarks of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


**SN74AUC1G240**  
**SINGLE BUFFER/DRIVER**  
**WITH 3-STATE OUTPUT**

SCES384E – MARCH 2002 – REVISED DECEMBER 2002

**FUNCTION TABLE**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

**logic diagram (positive logic)**



**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DBV package .....	206°C/W
..... DCK package .....	252°C/W
..... YEA/YZA package .....	154°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
 2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC1G240**  
**SINGLE BUFFER/DRIVER**  
**WITH 3-STATE OUTPUT**

SCES384E – MARCH 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V to 1.6 V	20	ns/V
		V <sub>CC</sub> = 1.65 V to 1.95 V	10	
		V <sub>CC</sub> = 2.3 V to 2.7 V	3	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC1G240**  
**SINGLE BUFFER/DRIVER**  
**WITH 3-STATE OUTPUT**

SCES384E – MARCH 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ input	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			10	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	2.5			pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5.5			pF

† All typical values are at T<sub>A</sub> = 25°C.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 15 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	4.5	0.6	3.3	0.7	2.2	‡	‡	‡	‡	‡	ns
t <sub>en</sub>	$\overline{OE}$	Y	5.5	0.7	4.1	0.5	2.6	‡	‡	‡	‡	‡	ns
t <sub>dis</sub>	$\overline{OE}$	Y	5	1.5	4.3	0.9	4.1	‡	‡	‡	‡	‡	ns

‡ This information was not available at the time of publication.

**switching characteristics over recommended operating free-air temperature range, C<sub>L</sub> = 30 pF (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	0.5	1.5	2.5	0.8	1.7	ns
t <sub>en</sub>	$\overline{OE}$	Y	0.7	1.6	2.6	0.6	1.9	ns
t <sub>dis</sub>	$\overline{OE}$	Y	2	2.4	3.1	0.8	1.7	ns



**SN74AUC1G240**  
**SINGLE BUFFER/DRIVER**  
**WITH 3-STATE OUTPUT**

SCES384E – MARCH 2002 – REVISED DECEMBER 2002


**operating characteristics,  $T_A = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS	$V_{CC} = 0.8\text{ V}$	$V_{CC} = 1.2\text{ V}$	$V_{CC} = 1.5\text{ V}$	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$	UNIT	
			TYP	TYP	TYP	TYP	TYP		
$C_{pd}$	Power dissipation capacitance	Outputs enabled	f = 10 MHz	14	14	14	14	15	pF
				Outputs disabled	1	1	1	1	

# SN74AUC1G240 SINGLE BUFFER/DRIVER WITH 3-STATE OUTPUT


SCES384E – MARCH 2002 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION




TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	15 pF	2 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	15 pF	2 k $\Omega$	0.15 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




VOLTAGE WAVEFORMS  
PULSE DURATION



VOLTAGE WAVEFORMS  
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS  
PROPAGATION DELAY TIMES  
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS  
ENABLE AND DISABLE TIMES  
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

## Contents

	<b>Page</b>
SN74AUC16240 16-Bit Buffer/Driver With 3-State Outputs .....	3-3
SN74AUCH16240 16-Bit Buffer/Driver With 3-State Outputs .....	3-9
SN74AUC16244 16-Bit Buffer/Driver With 3-State Outputs .....	3-17
SN74AUCH16244 16-Bit Buffer/Driver With 3-State Outputs .....	3-23
SN74AUC16245 16-Bit Bus Transceiver With 3-State Outputs .....	3-31
SN74AUCH16245 16-Bit Bus Transceiver With 3-State Outputs .....	3-37
SN74AUC16373 16-Bit Transparent D-Type Latch With 3-State Outputs .....	3-43
SN74AUCH16373 16-Bit Transparent D-Type Latch With 3-State Outputs .....	3-49
SN74AUC16374 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	3-55
SN74AUCH16374 16-Bit Edge-Triggered D-Type Flip-Flop With 3-State Outputs .....	3-61

# SN74AUC16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES390E – MARCH 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm$ 8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

## description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.


The SN74AUC16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## DGG OR DGV PACKAGE (TOP VIEW)



## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUC16240DGGR	AUC16240
	TVSOP – DGV	Tape and reel	SN74AUC16240DGVR	MH240
	VFBGA – GQL	Tape and reel	SN74AUC16240GQLR	MH240

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


# SN74AUC16240

## 16-BIT BUFFER/DRIVER

### WITH 3-STATE OUTPUTS

SCES390E – MARCH 2002 – REVISED DECEMBER 2002

#### GQL PACKAGE (TOP VIEW)



#### terminal assignments


	1	2	3	4	5	6
A	$\overline{1OE}$	NC	NC	NC	NC	$\overline{2OE}$
B	1Y2	1Y1	GND	GND	1A1	1A2
C	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
H	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	$\overline{4OE}$	NC	NC	NC	NC	$\overline{3OE}$

NC – No internal connection

#### FUNCTION TABLE (each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC16240**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES390E – MARCH 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V, 1.3 V	20	ns/V
		V <sub>CC</sub> = 1.6 V, 1.95 V	10	
		V <sub>CC</sub> = 2.7 V	5	
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC16240**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES390E – MARCH 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3		4	pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5.5		6	pF

† All typical values are at T<sub>A</sub> = 25°C.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V		V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>pd</sub>	A	Y	5.9	0.9	2.6	0.7	1.8	0.6	1.4	2	0.4	1.6	ns	
t <sub>en</sub>	$\overline{OE}$	Y	7.9	1.2	3.8	0.8	2.5	0.7	1.5	2.5	0.7	2	ns	
t <sub>dis</sub>	$\overline{OE}$	Y	9.3	2.1	6	1.5	4.8	1.8	2.7	4.5	0.6	2.3	ns	

**operating characteristics, T<sub>A</sub> = 25°C**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	24	24	25	26	30	pF
	Outputs disabled		2	2	2	3	4	




# SN74AUC16240

## 16-BIT BUFFER/DRIVER

### WITH 3-STATE OUTPUTS


SCES390E – MARCH 2002 – REVISED DECEMBER 2002

#### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AUCH16240 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES398C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm$ 8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

## description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUCH16240 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides inverting outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## DGG OR DGV PACKAGE (TOP VIEW)



## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUCH16240DGGR	
	TVSOP – DGV	Tape and reel	SN74AUCH16240DGVR	
	VFBGA – GQL	Tape and reel	SN74AUCH16240GQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265


Copyright © 2002, Texas Instruments Incorporated

PRODUCT PREVIEW

**SN74AUCH16240**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES398C – JULY 2002 – REVISED DECEMBER 2002

**GQL PACKAGE**  
**(TOP VIEW)**



**terminal assignments**

	1	2	3	4	5	6
A	$\overline{1OE}$	NC	NC	NC	NC	$\overline{2OE}$
B	1Y2	1Y1	GND	GND	1A1	1A2
C	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
H	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	$\overline{4OE}$	NC	NC	NC	NC	$\overline{3OE}$


NC – No internal connection

**FUNCTION TABLE**  
**(each 4-bit buffer)**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	L
L	L	H
H	X	Z

**PRODUCT PREVIEW**

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUCH16240**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES398C – JULY 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			μA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			μA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			μA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			μA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V				pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V				pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

**SN74AUCH16240**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES398C – JULY 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V	V <sub>CC</sub> = 1.5 V ± 0.1 V	V <sub>CC</sub> = 1.8 V ± 0.15 V	V <sub>CC</sub> = 2.5 V ± 0.2 V	UNIT
			TYP	MIN MAX	MIN MAX	MIN TYP MAX	MIN MAX	
t <sub>pd</sub>	A	Y						ns
t <sub>en</sub>	$\overline{OE}$	Y						ns
t <sub>dis</sub>	$\overline{OE}$	Y						ns


operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub> Power dissipation capacitance	Outputs enabled	f = 10 MHz						pF
	Outputs disabled							

PRODUCT PREVIEW







PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC16244 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS

SCES399C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V

## description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.


The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## DGG OR DGV PACKAGE (TOP VIEW)



## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUC16244DGGR	
	TVSOP – DGV	Tape and reel	SN74AUC16244DGVR	
	VFBGA – GQL	Tape and reel	SN74AUC16244GQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

**SN74AUC16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES399C – JULY 2002 – REVISED DECEMBER 2002

**GQL PACKAGE**  
**(TOP VIEW)**



**terminal assignments**

	1	2	3	4	5	6
A	$\overline{1OE}$	NC	NC	NC	NC	$\overline{2OE}$
B	1Y2	1Y1	GND	GND	1A1	1A2
C	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
H	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	$\overline{4OE}$	NC	NC	NC	NC	$\overline{3OE}$

NC – No internal connection

**FUNCTION TABLE**  
**(each 4-bit buffer)**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

**PRODUCT PREVIEW**



**SN74AUC16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES399C – JULY 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		20	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

PRODUCT PREVIEW



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V				pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V				pF

† All typical values are at T<sub>A</sub> = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y										ns	
t <sub>en</sub>	$\overline{OE}$	Y										ns	
t <sub>dis</sub>	$\overline{OE}$	Y										ns	


operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz						pF
			Outputs enabled					
	Outputs disabled							

**SN74AUC16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**





SCES399C – JULY 2002 – REVISED DECEMBER 2002

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.


**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**



- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 1.8 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DGG OR DGV PACKAGE  
(TOP VIEW)



#### description/ordering information

This 16-bit buffer/driver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUCH16244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

#### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
	Package	Quantity		
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUCH16244DGGR	AUCH16244
	TVSOP – DGV	Tape and reel	SN74AUCH16244DGVR	MJ244
	VFBGA – GQL	Tape and reel	SN74AUCH16244GQLR	MJ244

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



# SN74AUCH16244

## 16-BIT BUFFER/DRIVER WITH 3-STATE OUTPUTS


SCES391E – MARCH 2002 – REVISED DECEMBER 2002

### description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

**GQL PACKAGE  
(TOP VIEW)**



### terminal assignments


	1	2	3	4	5	6
A	$\overline{1OE}$	NC	NC	NC	NC	$\overline{2OE}$
B	1Y2	1Y1	GND	GND	1A1	1A2
C	1Y4	1Y3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	2Y2	2Y1	GND	GND	2A1	2A2
E	2Y4	2Y3			2A3	2A4
F	3Y1	3Y2			3A2	3A1
G	3Y3	3Y4	GND	GND	3A4	3A3
H	4Y1	4Y2	V <sub>CC</sub>	V <sub>CC</sub>	4A2	4A1
J	4Y3	4Y4	GND	GND	4A4	4A3
K	$\overline{4OE}$	NC	NC	NC	NC	$\overline{3OE}$

NC – No internal connection

**FUNCTION TABLE  
(each 4-bit buffer)**

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUCH16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES391E – MARCH 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	0	V <sub>CC</sub>	V
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	−0.7	mA
		V <sub>CC</sub> = 1.1 V	−3	
		V <sub>CC</sub> = 1.4 V	−5	
		V <sub>CC</sub> = 1.65 V	−8	
		V <sub>CC</sub> = 2.3 V	−9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate	V <sub>CC</sub> = 0.8 V	20	ns/V
		V <sub>CC</sub> = 1.3 V	15	
		V <sub>CC</sub> = 1.6 V, 1.95 V, and 2.7 V	10	
T <sub>A</sub>	Operating free-air temperature	−40	85	°C

NOTE 3: All unused control inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUCH16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES391E – MARCH 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			μA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			μA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			μA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			μA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3		4.5	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	4		7	pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.



**SN74AUCH16244**  
**16-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES391E – MARCH 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
t <sub>en</sub>	$\overline{OE}$	Y	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
t <sub>dis</sub>	$\overline{OE}$	Y	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled f = 10 MHz	21	22	23	25	30	pF
			Outputs disabled	1	1	1	1	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AUC16245

## 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES392E – MARCH 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.


The SN74AUC16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### DGG OR DGV PACKAGE (TOP VIEW)



### ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUC16245DGGR	AUC16245
	TVSOP – DGV	Tape and reel	SN74AUC16245DGVR	MH245
	VFBGA – GQL	Tape and reel	SN74AUC16245GQLR	MH245

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


# SN74AUC16245

## 16-BIT BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES392E – MARCH 2002 – REVISED DECEMBER 2002

#### GQL PACKAGE (TOP VIEW)



#### terminal assignments



	1	2	3	4	5	6
A	1DIR	NC	NC	NC	NC	1 $\overline{OE}$
B	1B2	1B1	GND	GND	1A1	1A2
C	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
H	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 $\overline{OE}$

NC – No internal connection

#### FUNCTION TABLE (each 8-bit section)

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

#### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

# SN74AUC16245

## 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES392E – MARCH 2002 – REVISED DECEMBER 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	Active state	0	$V_{CC}$
		3-state	0	3.6
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		5	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



# SN74AUC16245

## 16-BIT BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES392E – MARCH 2002 – REVISED DECEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub> ‡		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3			pF
C <sub>io</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	7			pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V		V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX		
t <sub>pd</sub>	A or B	B or A	5.6	0.5	3.1	0.5	2	0.5	1.5	2	0.4	1.9	ns	
t <sub>en</sub>	$\overline{OE}$	A or B	10	0.7	4.6	0.7	3.1	0.7	2.1	3.1	0.7	2.6	ns	
t <sub>dis</sub>	$\overline{OE}$	A or B	12.8	0.8	6.8	0.8	5	0.8	3.4	4.8	0.5	2.9	ns	

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation	f = 10 MHz	22	23	24	25	29	pF
	capacitance		1	1	1	1	1	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AUCH16245 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES400C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

## description/ordering information

This 16-bit (dual-octal) noninverting bus transceiver is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUCH16245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.


This device can be used as two 8-bit transceivers or one 16-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

## DGG OR DGV PACKAGE (TOP VIEW)



## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUCH16245DGGR	
	TVSOP – DGV	Tape and reel	SN74AUCH16245DGVVR	
	VFBGA – GQL	Tape and reel	SN74AUCH16245GQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated


# SN74AUCH16245

## 16-BIT BUS TRANSCEIVER

### WITH 3-STATE OUTPUTS

SCES400C – JULY 2002 – REVISED DECEMBER 2002

**GQL PACKAGE  
(TOP VIEW)**



**terminal assignments**



	1	2	3	4	5	6
A	1DIR	NC	NC	NC	NC	1 $\overline{OE}$
B	1B2	1B1	GND	GND	1A1	1A2
C	1B4	1B3	V <sub>CC</sub>	V <sub>CC</sub>	1A3	1A4
D	1B6	1B5	GND	GND	1A5	1A6
E	1B8	1B7			1A7	1A8
F	2B1	2B2			2A2	2A1
G	2B3	2B4	GND	GND	2A4	2A3
H	2B5	2B6	V <sub>CC</sub>	V <sub>CC</sub>	2A6	2A5
J	2B7	2B8	GND	GND	2A8	2A7
K	2DIR	NC	NC	NC	NC	2 $\overline{OE}$

NC – No internal connection

**FUNCTION TABLE  
(each 8-bit section)**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

**logic diagram (positive logic)**



Pin numbers shown are for the DGG and DGV packages.

PRODUCT PREVIEW

# SN74AUCH16245

## 16-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES400C – JULY 2002 – REVISED DECEMBER 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	Active state	0	$V_{CC}$
		3-state	0	3.6
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V		–0.7
		$V_{CC} = 1.1$ V		–3
		$V_{CC} = 1.4$ V		–5
		$V_{CC} = 1.65$ V		–8
		$V_{CC} = 2.3$ V		–9
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V		0.7
		$V_{CC} = 1.1$ V		3
		$V_{CC} = 1.4$ V		5
		$V_{CC} = 1.65$ V		8
		$V_{CC} = 2.3$ V		9
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**PRODUCT PREVIEW**



**SN74AUCH16245**  
**16-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES400C – JULY 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			μA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			μA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			μA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			μA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V				pF
C <sub>io</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V				pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

|| For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

PRODUCT PREVIEW



**SN74AUCH16245**  
**16-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES400C – JULY 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A										ns	
t <sub>en</sub>	$\overline{OE}$	A or B										ns	
t <sub>dis</sub>	$\overline{OE}$	A or B										ns	

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation	f = 10 MHz						pF
	capacitance							


**PRODUCT PREVIEW**



**SN74AUCH16245**  
**16-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES400C – JULY 2002 – REVISED DECEMBER 2002

**PARAMETER MEASUREMENT INFORMATION**







LOAD CIRCUIT

TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V

PRODUCT PREVIEW



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




# SN74AUC16373 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES401C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

DGG OR DGV PACKAGE  
(TOP VIEW)



## description/ordering information

This 16-bit transparent D-type latch is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

## ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUC16373DGGR	AUC16373
	TVSOP – DGV	Tape and reel	SN74AUC16373DGVR	MH373
	VFBGA – GQL	Tape and reel	SN74AUC16373GQLR	MH373

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


SCES401C – JULY 2002 – REVISED DECEMBER 2002

### description/ordering information (continued)

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



### terminal assignments


	1	2	3	4	5	6
A	$1\overline{OE}$	NC	NC	NC	NC	1LE
B	1Q2	1Q1	GND	GND	1D1	1D2
C	1Q4	1Q3	$V_{CC}$	$V_{CC}$	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
H	2Q5	2Q6	$V_{CC}$	$V_{CC}$	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	$2\overline{OE}$	NC	NC	NC	NC	2LE

NC – No internal connection

### FUNCTION TABLE (each latch)

INPUTS			OUTPUT
$\overline{OE}$	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

**SN74AUC16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES401C – JULY 2002 – REVISED DECEMBER 2002

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES401C – JULY 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3	4		pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5.5	6.5		pF

† All typical values are at T<sub>A</sub> = 25°C.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high	4.2	2.9		2.3		2.1		1.7		ns
t <sub>su</sub>	Setup time, data before LE↓	1.7	0.7		0.5		0.4		0.4		ns
t <sub>h</sub>	Hold time, data after LE↓	–	1.2		0.8		0.7		0.6		ns

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	D	Q	8	1.1	3.8	0.6	2.4	0.7	1.5	2.4	0.6	1.9	ns
	LE		10.6	1.4	4.9	0.7	3.2	0.7	1.6	2.8	0.6	2.1	
t <sub>en</sub>	$\overline{OE}$	Q	9	1.3	4.5	0.6	2.9	0.8	1.7	2.9	0.7	2.2	ns
t <sub>dis</sub>	$\overline{OE}$	Q	13	2.4	7	0.8	4.8	1.1	2.7	4.6	0.4	2.5	ns



**SN74AUC16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES401C – JULY 2002 – REVISED DECEMBER 2002

**operating characteristics,  $T_A = 25^\circ\text{C}$**


PARAMETER		TEST CONDITIONS	$V_{CC} = 0.8\text{ V}$	$V_{CC} = 1.2\text{ V}$	$V_{CC} = 1.5\text{ V}$	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$	UNIT	
			TYP	TYP	TYP	TYP	TYP		
$C_{pd}$	Power dissipation capacitance	Outputs enabled	f = 10 MHz	21	22	23	25	29	pF
				Outputs disabled	5	5	6	7	

# SN74AUC16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


SCES401C – JULY 2002 – REVISED DECEMBER 2002

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms


# SN74AUCH16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES402C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

DGG OR DGV PACKAGE  
(TOP VIEW)



### description/ordering information

This 16-bit transparent D-type latch is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUCH16373 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. The device can be used as two 8-bit latches or one 16-bit latch. When the latch-enable (LE) input is high, the Q outputs follow the data (D) inputs. When LE is taken low, the Q outputs are latched at the levels set up at the D inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUCH16373DGGR	
	TVSOP – DGV	Tape and reel	SN74AUCH16373DGVVR	
	VFBGA – GQL	Tape and reel	SN74AUCH16373GQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

PRODUCT PREVIEW

# SN74AUCH16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS


SCES402C – JULY 2002 – REVISED DECEMBER 2002

### description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

**GQL PACKAGE  
(TOP VIEW)**



### terminal assignments


	1	2	3	4	5	6
A	1OE	NC	NC	NC	NC	1LE
B	1Q2	1Q1	GND	GND	1D1	1D2
C	1Q4	1Q3	VCC	VCC	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
H	2Q5	2Q6	VCC	VCC	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2OE	NC	NC	NC	NC	2LE

NC – No internal connection

**FUNCTION TABLE  
(each latch)**

INPUTS			OUTPUT
OE	LE	D	Q
L	H	H	H
L	H	L	L
L	L	X	$Q_0$
H	X	X	Z

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

PRODUCT PREVIEW

# SN74AUCH16373

## 16-BIT TRANSPARENT D-TYPE LATCH WITH 3-STATE OUTPUTS

SCES402C – JULY 2002 – REVISED DECEMBER 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**PRODUCT PREVIEW**



**SN74AUCH16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**

SCES402C – JULY 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 µA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 µA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	µA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			µA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			µA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			µA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			µA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	µA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	µA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	µA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V				pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V				pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

PRODUCT PREVIEW



SN74AUCH16373  
16-BIT TRANSPARENT D-TYPE LATCH  
WITH 3-STATE OUTPUTS

SCES402C – JULY 2002 – REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
t <sub>w</sub>	Pulse duration, LE high										ns
t <sub>su</sub>	Setup time, data before LE↓										ns
t <sub>h</sub>	Hold time, data after LE↓										ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
t <sub>pd</sub>	D	Q										ns
	LE											
t <sub>en</sub>	$\overline{OE}$	Q										ns
t <sub>dis</sub>	$\overline{OE}$	Q										ns

operating characteristics, T<sub>A</sub> = 25°C


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	Outputs enabled	f = 10 MHz					pF
		Outputs disabled						

PRODUCT PREVIEW

**SN74AUCH16373**  
**16-BIT TRANSPARENT D-TYPE LATCH**  
**WITH 3-STATE OUTPUTS**





SCES402C – JULY 2002 – REVISED DECEMBER 2002

**PARAMETER MEASUREMENT INFORMATION**



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.  
 D. The outputs are measured one at a time with one transition per measurement.  
 E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .  
 F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .  
 G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .  
 H. All parameters and waveforms are not applicable to all devices.

**Figure 1. Load Circuit and Voltage Waveforms**

**PRODUCT PREVIEW**



# SN74AUC16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES403C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information


This 16-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.

The SN74AUC16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

### DGG OR DGV PACKAGE (TOP VIEW)



### ORDERING INFORMATION

$T_A$	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUC16374DGGR	AUC16374
	TVSOP – DGV	Tape and reel	SN74AUC16374DGVV	MH374
	VFBGA – GQL	Tape and reel	SN74AUC16374GQLR	MH374

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

# SN74AUC16374


## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES403C – JULY 2002 – REVISED DECEMBER 2002

### description/ordering information (continued)

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



### terminal assignments



	1	2	3	4	5	6
A	1 $\overline{OE}$	NC	NC	NC	NC	1CLK
B	1Q2	1Q1	GND	GND	1D1	1D2
C	1Q4	1Q3	$V_{CC}$	$V_{CC}$	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
H	2Q5	2Q6	$V_{CC}$	$V_{CC}$	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 $\overline{OE}$	NC	NC	NC	NC	2CLK

NC – No internal connection

### FUNCTION TABLE (each flip-flop)

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	$Q_0$
H	X	X	Z

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

**SN74AUC16374**  
**16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES403C – JULY 2002 – REVISED DECEMBER 2002

**absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†**

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC16374**  
**16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES403C – JULY 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3			pF
C <sub>o</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	5			pF

† All typical values are at T<sub>A</sub> = 25°C.

**timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency	85	250		250		250		250		MHz
t <sub>w</sub>	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t <sub>su</sub>	Setup time, data before CLK↑	1.4	1		1		1		1		ns
t <sub>h</sub>	Hold time, data after CLK↑	0.1	0.9		0.9		0.9		0.9		ns

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f <sub>max</sub>			85	250		250		250			250		MHz
t <sub>pd</sub>	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns
t <sub>en</sub>	$\overline{OE}$	Q	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns
t <sub>dis</sub>	$\overline{OE}$	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns



SN74AUC16374  
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS

SCES403C – JULY 2002 – REVISED DECEMBER 2002

operating characteristics,  $T_A = 25^\circ\text{C}^\dagger$

PARAMETER		TEST CONDITIONS	$V_{CC} = 0.8\text{ V}$	$V_{CC} = 1.2\text{ V}$	$V_{CC} = 1.5\text{ V}$	$V_{CC} = 1.8\text{ V}$	$V_{CC} = 2.5\text{ V}$	UNIT	
			TYP	TYP	TYP	TYP	TYP		
$C_{pd}^\ddagger$ (each output)	Power dissipation capacitance	Outputs enabled, 1 output switching	1 $f_{data} = 5\text{ MHz}$ 1 $f_{clk} = 10\text{ MHz}$ 1 $f_{out} = 5\text{ MHz}$ $\overline{OE} = \text{GND}$ $C_L = 0\text{ pF}$	24	24	24.1	26.2	31.2	pF
$C_{pd}$ (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	1 $f_{data} = 5\text{ MHz}$ 1 $f_{clk} = 10\text{ MHz}$ $f_{out} = \text{not switching}$ $\overline{OE} = V_{CC}$ $C_L = 0\text{ pF}$	7.5	7.5	8	9.4	13.2	pF
$C_{pd}^\S$ (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	1 $f_{data} = 0\text{ MHz}$ 1 $f_{clk} = 10\text{ MHz}$ $f_{out} = \text{not switching}$ $\overline{OE} = V_{CC}$ $C_L = 0\text{ pF}$	13.8	13.8	14	14.7	17.5	pF

$^\dagger$  Total device  $C_{pd}$  for multiple (n) outputs switching and (y) clocks inputs switching = {n \*  $C_{pd}$  (each output)} + {y \*  $C_{pd}$  (each clock)}.

$^\ddagger$   $C_{pd}$  (each output) is the  $C_{pd}$  for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its  $I_{CC}$  component has been subtracted out).


$^\S$   $C_{pd}$  (each clock) is the  $C_{pd}$  for the clock circuitry only as it operates at 10 MHz.

# SN74AUC16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





SCES403C – JULY 2002 – REVISED DECEMBER 2002

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

# SN74AUCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES404C – JULY 2002 – REVISED DECEMBER 2002

- Member of the Texas Instruments Widebus™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- $I_{off}$  Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max  $t_{pd}$  of 2 ns at 1.8 V
- Low Power Consumption, 20- $\mu$ A Max  $I_{CC}$
- $\pm 8$ -mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors

### description/ordering information

This 16-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V  $V_{CC}$ , but is designed specifically for 1.65-V to 1.95-V  $V_{CC}$  operation.


The SN74AUCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

$\overline{OE}$  does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to  $V_{CC}$  through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

DGG OR DGV PACKAGE  
(TOP VIEW)



### ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74AUCH16374DGGR	
	TVSOP – DGV	Tape and reel	SN74AUCH16374DGVV	
	VFBGA – GQL	Tape and reel	SN74AUCH16374GQLR	

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus is a trademark of Texas Instruments.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated

PRODUCT PREVIEW

# SN74AUCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS


SCES404C – JULY 2002 – REVISED DECEMBER 2002

### description/ordering information (continued)

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using  $I_{off}$ . The  $I_{off}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

**GQL PACKAGE  
(TOP VIEW)**



### terminal assignments



	1	2	3	4	5	6
A	1 $\overline{OE}$	NC	NC	NC	NC	1CLK
B	1Q2	1Q1	GND	GND	1D1	1D2
C	1Q4	1Q3	V <sub>CC</sub>	V <sub>CC</sub>	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
H	2Q5	2Q6	V <sub>CC</sub>	V <sub>CC</sub>	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
K	2 $\overline{OE}$	NC	NC	NC	NC	2CLK

NC – No internal connection

**FUNCTION TABLE  
(each flip-flop)**

INPUTS			OUTPUT
$\overline{OE}$	CLK	D	Q
L	$\uparrow$	H	H
L	$\uparrow$	L	L
L	H or L	X	Q <sub>0</sub>
H	X	X	Z

### logic diagram (positive logic)



Pin numbers shown are for the DGG and DGV packages.

PRODUCT PREVIEW

# SN74AUCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

SCES404C – JULY 2002 – REVISED DECEMBER 2002

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	–50 mA
Continuous output current, $I_O$ .....	±20 mA
Continuous current through $V_{CC}$ or GND .....	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2): DGG package .....	70°C/W
DGV package .....	58°C/W
GQL package .....	42°C/W
Storage temperature range, $T_{stg}$ .....	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT
$V_{CC}$	Supply voltage	0.8	2.7	V
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	1.7	
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$	
		$V_{CC} = 2.3$ V to 2.7 V	0.7	
$V_I$	Input voltage	0	3.6	V
$V_O$	Output voltage	0	$V_{CC}$	V
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA
		$V_{CC} = 1.1$ V	–3	
		$V_{CC} = 1.4$ V	–5	
		$V_{CC} = 1.65$ V	–8	
		$V_{CC} = 2.3$ V	–9	
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA
		$V_{CC} = 1.1$ V	3	
		$V_{CC} = 1.4$ V	5	
		$V_{CC} = 1.65$ V	8	
		$V_{CC} = 2.3$ V	9	
$\Delta t/\Delta v$	Input transition rise or fall rate		20	ns/V
$T_A$	Operating free-air temperature	–40	85	°C

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

**PRODUCT PREVIEW**



**SN74AUCH16374**  
**16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP**  
**WITH 3-STATE OUTPUTS**

SCES404C – JULY 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			μA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			μA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			μA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			μA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			20	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V				pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V				pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.

PRODUCT PREVIEW



SN74AUCH16374  
16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP  
WITH 3-STATE OUTPUTS

SCES404C – JULY 2002 – REVISED DECEMBER 2002

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
		TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f <sub>clock</sub>	Clock frequency										MHz
t <sub>w</sub>	Pulse duration, CLK high or low										ns
t <sub>su</sub>	Setup time, data before CLK↑										ns
t <sub>h</sub>	Hold time, data after CLK↑										ns

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V		V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	
f <sub>max</sub>												MHz
t <sub>pd</sub>	CLK	Q										ns
t <sub>en</sub>	$\overline{OE}$	Q										ns
t <sub>dis</sub>	$\overline{OE}$	Q										ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz						pF
	Outputs enabled							
	Outputs disabled							

PRODUCT PREVIEW




# SN74AUCH16374

## 16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS





SCES404C – JULY 2002 – REVISED DECEMBER 2002

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

## Contents

	<b>Page</b>
SN74AUCH32244 32-Bit Buffer/Driver With 3-State Outputs .....	4-3
SN74AUC32245 32-Bit Bus Transceiver With 3-State Outputs .....	4-11

**4**

**AUC Widebus+™**

- Member of the Texas Instruments Widebus+™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 1.8 ns at 1.8 V
- Low Power Consumption, 40-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 32-bit buffer/driver is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

The SN74AUCH32244 is designed specifically to improve the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The device can be used as eight 4-bit buffers, four 8-bit buffers, two 16-bit buffers, or one 32-bit buffer. It provides true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LFBGA – GKE	Tape and reel	SN74AUCH32244GKER	MK244

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus+ is a trademark of Texas Instruments.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




# SN74AUCH32244

## 32-BIT BUFFER/DRIVER

### WITH 3-STATE OUTPUTS

SCES412B – SEPTEMBER 2002 – REVISED DECEMBER 2002

#### GKE PACKAGE (TOP VIEW)



#### terminal assignments

	1	2	3	4	5	6
A	1Y2	1Y1	$1\overline{OE}$	$2\overline{OE}$	1A1	1A2
B	1Y4	1Y3	GND	GND	1A3	1A4
C	2Y2	2Y1	V <sub>CC</sub>	V <sub>CC</sub>	2A1	2A2
D	2Y4	2Y3	GND	GND	2A3	2A4
E	3Y2	3Y1	GND	GND	3A1	3A2
F	3Y4	3Y3	V <sub>CC</sub>	V <sub>CC</sub>	3A3	3A4
G	4Y2	4Y1	GND	GND	4A1	4A2
H	4Y3	4Y4	$4\overline{OE}$	$3\overline{OE}$	4A4	4A3
J	5Y2	5Y1	$5\overline{OE}$	$6\overline{OE}$	5A1	5A2
K	5Y4	5Y3	GND	GND	5A3	5A4
L	6Y2	6Y1	V <sub>CC</sub>	V <sub>CC</sub>	6A1	6A2
M	6Y4	6Y3	GND	GND	6A3	6A4
N	7Y2	7Y1	GND	GND	7A1	7A2
P	7Y4	7Y3	V <sub>CC</sub>	V <sub>CC</sub>	7A3	7A4
R	8Y2	8Y1	GND	GND	8A1	8A2
T	8Y3	8Y4	$8\overline{OE}$	$7\overline{OE}$	8A4	8A3


#### FUNCTION TABLE (each 4-bit buffer)

INPUTS		OUTPUT
$\overline{OE}$	A	Y
L	H	H
L	L	L
H	X	Z

SN74AUCH32244  
32-BIT BUFFER/DRIVER  
WITH 3-STATE OUTPUTS

SCES412B – SEPTEMBER 2002 – REVISED DECEMBER 2002

logic diagram (positive logic)



# SN74AUCH32244

## 32-BIT BUFFER/DRIVER

### WITH 3-STATE OUTPUTS

SCES412B – SEPTEMBER 2002 – REVISED DECEMBER 2002

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$	–0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1)	–0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1)	–0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1)	–0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ )	–50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ )	–50 mA
Continuous output current, $I_O$	±20 mA
Continuous current through $V_{CC}$ or GND	±100 mA
Package thermal impedance, $\theta_{JA}$ (see Note 2)	40°C/W
Storage temperature range, $T_{stg}$	–65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions (see Note 3)

		MIN	MAX	UNIT	
$V_{CC}$	Supply voltage	0.8	2.7	V	
$V_{IH}$	High-level input voltage	$V_{CC} = 0.8$ V	$V_{CC}$	V	
		$V_{CC} = 1.1$ V to 1.95 V	$0.65 \times V_{CC}$		
		$V_{CC} = 2.3$ V to 2.7 V	1.7		
$V_{IL}$	Low-level input voltage	$V_{CC} = 0.8$ V	0	V	
		$V_{CC} = 1.1$ V to 1.95 V	$0.35 \times V_{CC}$		
		$V_{CC} = 2.3$ V to 2.7 V	0.7		
$V_I$	Input voltage	0	3.6	V	
$V_O$	Output voltage	Active state	0	$V_{CC}$	V
		3-state	0	3.6	
$I_{OH}$	High-level output current	$V_{CC} = 0.8$ V	–0.7	mA	
		$V_{CC} = 1.1$ V	–3		
		$V_{CC} = 1.4$ V	–5		
		$V_{CC} = 1.65$ V	–8		
		$V_{CC} = 2.3$ V	–9		
$I_{OL}$	Low-level output current	$V_{CC} = 0.8$ V	0.7	mA	
		$V_{CC} = 1.1$ V	3		
		$V_{CC} = 1.4$ V	5		
		$V_{CC} = 1.65$ V	8		
		$V_{CC} = 2.3$ V	9		
$\Delta t/\Delta v$	Input transition rise or fall rate	$V_{CC} = 0.8$ V	20	ns/V	
		$V_{CC} = 1.3$ V	15		
		$V_{CC} = 1.6$ V, 1.95 V, and 2.7 V	10		
$T_A$	Operating free-air temperature	–40	85	°C	

NOTE 3: All unused control inputs of the device must be held at  $V_{CC}$  or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUCH32244**  
**32-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES412B – SEPTEMBER 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>	I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
	I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
	I <sub>OH</sub> = -3 mA	1.1 V	0.8			
	I <sub>OH</sub> = -5 mA	1.4 V	1			
	I <sub>OH</sub> = -8 mA	1.65 V	1.2			
	I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>	I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
	I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
	I <sub>OL</sub> = 3 mA	1.1 V			0.3	
	I <sub>OL</sub> = 5 mA	1.4 V			0.4	
	I <sub>OL</sub> = 8 mA	1.65 V			0.45	
	I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	A or $\overline{OE}$ inputs V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>BHL</sub> ‡	V <sub>I</sub> = 0.35 V	1.1 V	10			μA
	V <sub>I</sub> = 0.47 V	1.4 V	15			
	V <sub>I</sub> = 0.57 V	1.65 V	20			
	V <sub>I</sub> = 0.7 V	2.3 V	40			
I <sub>BHH</sub> §	V <sub>I</sub> = 0.8 V	1.1 V	-10			μA
	V <sub>I</sub> = 0.9 V	1.4 V	-15			
	V <sub>I</sub> = 1.07 V	1.65 V	-20			
	V <sub>I</sub> = 1.7 V	2.3 V	-40			
I <sub>BHLO</sub> ¶	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	75			μA
		1.6 V	125			
		1.95 V	175			
		2.7 V	275			
I <sub>BHHO</sub> #	V <sub>I</sub> = 0 to V <sub>CC</sub>	1.3 V	-75			μA
		1.6 V	-125			
		1.95 V	-175			
		2.7 V	-275			
I <sub>off</sub>	V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			40	μA
C <sub>i</sub>	V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3		4.5	pF
C <sub>o</sub>	V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	4		7	pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ The bus-hold circuit can sink at least the minimum low sustaining current at V<sub>IL</sub> max. I<sub>BHL</sub> should be measured after lowering V<sub>IN</sub> to GND and then raising it to V<sub>IL</sub> max.

§ The bus-hold circuit can source at least the minimum high sustaining current at V<sub>IH</sub> min. I<sub>BHH</sub> should be measured after raising V<sub>IN</sub> to V<sub>CC</sub> and then lowering it to V<sub>IH</sub> min.

¶ An external driver must source at least I<sub>BHLO</sub> to switch this node from low to high.

# An external driver must sink at least I<sub>BHHO</sub> to switch this node from high to low.



**SN74AUCH32244**  
**32-BIT BUFFER/DRIVER**  
**WITH 3-STATE OUTPUTS**

SCES412B – SEPTEMBER 2002 – REVISED DECEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)


PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ± 0.1 V		V <sub>CC</sub> = 1.5 V ± 0.1 V		V <sub>CC</sub> = 1.8 V ± 0.15 V			V <sub>CC</sub> = 2.5 V ± 0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A	Y	5.4	0.8	2.8	0.6	1.9	0.7	1.3	1.8	0.5	1.8	ns
t <sub>en</sub>	$\overline{OE}$	Y	8	1	4.4	0.7	2.6	0.8	1.4	2.5	0.6	1.9	ns
t <sub>dis</sub>	$\overline{OE}$	Y	12	1.9	4.9	1	4.6	1.5	2.6	4	0.5	2	ns

operating characteristics, T<sub>A</sub> = 25°C

PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation	f = 10 MHz	21	22	23	25	30	pF
	capacitance		1	1	1	1	1	




PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - D. The outputs are measured one at a time with one transition per measurement.
  - E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

- Member of the Texas Instruments Widebus+™ Family
- Optimized for 1.8-V Operation and is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Sub 1-V Operable
- Max t<sub>pd</sub> of 2 ns at 1.8 V
- Low Power Consumption, 40-μA Max I<sub>CC</sub>
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)

### description/ordering information

This 32-bit noninverting bus transceiver is operational at 0.8-V to 2.7-V V<sub>CC</sub>, but is designed specifically for 1.65-V to 1.95-V V<sub>CC</sub> operation.

The SN74AUC32245 is designed for asynchronous communication between data buses. The control-function implementation minimizes external timing requirements.

This device can be used as four 8-bit transceivers, two 16-bit transceivers, or one 32-bit transceiver. It allows data transmission from the A bus to the B bus or from the B bus to the A bus, depending on the logic level at the direction-control (DIR) input. The output-enable ( $\overline{OE}$ ) input can be used to disable the device so that the buses are effectively isolated.

To ensure the high-impedance state during power up or power down,  $\overline{OE}$  should be tied to V<sub>CC</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I<sub>off</sub>. The I<sub>off</sub> circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

### ORDERING INFORMATION

T <sub>A</sub>	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	LFBGA – GKE	Tape and reel	SN74AUC32245GKER	MM245

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at [www.ti.com/sc/package](http://www.ti.com/sc/package).

Widebus+ is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



**SN74AUC32245**  
**32-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES410C – AUGUST 2002 – REVISED DECEMBER 2002

**GKE PACKAGE**  
**(TOP VIEW)**







**terminal assignments**

	1	2	3	4	5	6
A	1B2	1B1	1DIR	1 $\overline{OE}$	1A1	1A2
B	1B4	1B3	GND	GND	1A3	1A4
C	1B6	1B5	V <sub>CC</sub>	V <sub>CC</sub>	1A5	1A6
D	1B8	1B7	GND	GND	1A7	1A8
E	2B2	2B1	GND	GND	2A1	2A2
F	2B4	2B3	V <sub>CC</sub>	V <sub>CC</sub>	2A3	2A4
G	2B6	2B5	GND	GND	2A5	2A6
H	2B7	2B8	2DIR	2 $\overline{OE}$	2A8	2A7
J	3B2	3B1	3DIR	3 $\overline{OE}$	3A1	3A2
K	3B4	3B3	GND	GND	3A3	3A4
L	3B6	3B5	V <sub>CC</sub>	V <sub>CC</sub>	3A5	3A6
M	3B8	3B7	GND	GND	3A7	3A8
N	4B2	4B1	GND	GND	4A1	4A2
P	4B4	4B3	V <sub>CC</sub>	V <sub>CC</sub>	4A3	4A4
R	4B6	4B5	GND	GND	4A5	4A6
T	4B7	4B8	4DIR	4 $\overline{OE}$	4A8	4A7

**FUNCTION TABLE**  
**(each 8-bit section)**

INPUTS		OPERATION
$\overline{OE}$	DIR	
L	L	B data to A bus
L	H	A data to B bus
H	X	Isolation

logic diagram (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, $V_{CC}$ .....	-0.5 V to 3.6 V
Input voltage range, $V_I$ (see Note 1) .....	-0.5 V to 3.6 V
Voltage range applied to any output in the high-impedance or power-off state, $V_O$ (see Note 1) .....	-0.5 V to 3.6 V
Output voltage range, $V_O$ (see Note 1) .....	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, $I_{IK}$ ( $V_I < 0$ ) .....	-50 mA
Output clamp current, $I_{OK}$ ( $V_O < 0$ ) .....	-50 mA
Continuous output current, $I_O$ .....	$\pm 20$ mA
Continuous current through $V_{CC}$ or GND .....	$\pm 100$ mA
Package thermal impedance, $\theta_{JA}$ (see Note 2) .....	40°C/W
Storage temperature range, $T_{stg}$ .....	-65°C to 150°C

† Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.  
2. The package thermal impedance is calculated in accordance with JESD 51-7.

**SN74AUC32245**  
**32-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES410C – AUGUST 2002 – REVISED DECEMBER 2002

**recommended operating conditions (see Note 3)**

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage	0.8	2.7	V
V <sub>IH</sub>	High-level input voltage	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub>	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.65 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	1.7	
V <sub>IL</sub>	Low-level input voltage	V <sub>CC</sub> = 0.8 V	0	V
		V <sub>CC</sub> = 1.1 V to 1.95 V	0.35 × V <sub>CC</sub>	
		V <sub>CC</sub> = 2.3 V to 2.7 V	0.7	
V <sub>I</sub>	Input voltage	0	3.6	V
V <sub>O</sub>	Output voltage	Active state	0	V <sub>CC</sub>
		3-state	0	3.6
I <sub>OH</sub>	High-level output current	V <sub>CC</sub> = 0.8 V	-0.7	mA
		V <sub>CC</sub> = 1.1 V	-3	
		V <sub>CC</sub> = 1.4 V	-5	
		V <sub>CC</sub> = 1.65 V	-8	
		V <sub>CC</sub> = 2.3 V	-9	
I <sub>OL</sub>	Low-level output current	V <sub>CC</sub> = 0.8 V	0.7	mA
		V <sub>CC</sub> = 1.1 V	3	
		V <sub>CC</sub> = 1.4 V	5	
		V <sub>CC</sub> = 1.65 V	8	
		V <sub>CC</sub> = 2.3 V	9	
Δt/Δv	Input transition rise or fall rate		5	ns/V
T <sub>A</sub>	Operating free-air temperature	-40	85	°C

NOTE 3: All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.



**SN74AUC32245**  
**32-BIT BUS TRANSCEIVER**  
**WITH 3-STATE OUTPUTS**

SCES410C – AUGUST 2002 – REVISED DECEMBER 2002

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER		TEST CONDITIONS	V <sub>CC</sub>	MIN	TYP†	MAX	UNIT
V <sub>OH</sub>		I <sub>OH</sub> = -100 μA	0.8 V to 2.7 V	V <sub>CC</sub> -0.1			V
		I <sub>OH</sub> = -0.7 mA	0.8 V	0.55			
		I <sub>OH</sub> = -3 mA	1.1 V	0.8			
		I <sub>OH</sub> = -5 mA	1.4 V	1			
		I <sub>OH</sub> = -8 mA	1.65 V	1.2			
		I <sub>OH</sub> = -9 mA	2.3 V	1.8			
V <sub>OL</sub>		I <sub>OL</sub> = 100 μA	0.8 V to 2.7 V			0.2	V
		I <sub>OL</sub> = 0.7 mA	0.8 V	0.25			
		I <sub>OL</sub> = 3 mA	1.1 V			0.3	
		I <sub>OL</sub> = 5 mA	1.4 V			0.4	
		I <sub>OL</sub> = 8 mA	1.65 V			0.45	
		I <sub>OL</sub> = 9 mA	2.3 V			0.6	
I <sub>I</sub>	All inputs	V <sub>I</sub> = V <sub>CC</sub> or GND	0 to 2.7 V			±5	μA
I <sub>off</sub>		V <sub>I</sub> or V <sub>O</sub> = 2.7 V	0			±10	μA
I <sub>OZ</sub> ‡		V <sub>O</sub> = V <sub>CC</sub> or GND	2.7 V			±10	μA
I <sub>CC</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND, I <sub>O</sub> = 0	0.8 V to 2.7 V			40	μA
C <sub>i</sub>		V <sub>I</sub> = V <sub>CC</sub> or GND	2.5 V	3			pF
C <sub>io</sub>		V <sub>O</sub> = V <sub>CC</sub> or GND	2.5 V	7			pF

† All typical values are at T<sub>A</sub> = 25°C.

‡ For I/O ports, the parameter I<sub>OZ</sub> includes the input leakage current.

**switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V ±0.1 V		V <sub>CC</sub> = 1.5 V ±0.1 V		V <sub>CC</sub> = 1.8 V ±0.15 V			V <sub>CC</sub> = 2.5 V ±0.2 V		UNIT
			TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
t <sub>pd</sub>	A or B	B or A	5.6	0.5	3.1	0.5	2	0.5	1.5	2	0.4	1.9	ns
t <sub>en</sub>	$\overline{OE}$	A or B	10	0.7	4.6	0.7	3.1	0.7	2.1	3.1	0.7	2.6	ns
t <sub>dis</sub>	$\overline{OE}$	A or B	12.8	0.8	6.8	0.8	5	0.8	3.4	4.8	0.5	2.9	ns

**operating characteristics, T<sub>A</sub> = 25°C**


PARAMETER		TEST CONDITIONS	V <sub>CC</sub> = 0.8 V	V <sub>CC</sub> = 1.2 V	V <sub>CC</sub> = 1.5 V	V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	UNIT
			TYP	TYP	TYP	TYP	TYP	
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	22	23	24	25	29	pF
			1	1	1	1	1	



# SN74AUC32245 32-BIT BUS TRANSCEIVER WITH 3-STATE OUTPUTS





SCES410C – AUGUST 2002 – REVISED DECEMBER 2002

## PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics:  $PRR \leq 10$  MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

**Contents**

**Page**

**Application of the Texas Instruments AUC Sub-1-V Little Logic Devices ..... 5-3**



# Application of the Texas Instruments AUC Sub-1-V Little Logic Devices

Chris Maxwell and Tomdio Nana

Standard Linear &amp; Logic

## ABSTRACT

Power consumption and speed are always concerns in electronic system logic design. Texas Instruments (TI) announces the industry's first sub-1-V logic family that provides significant benefits to portable consumer electronics by operating at low power and high speed, while maintaining overall system signal integrity. TI's next-generation logic family is the advanced ultra-low-voltage CMOS (AUC) family. Although optimized for 1.8-V operation, AUC logic supports mixed-voltage systems because it is compatible with 0.8-V, 1.2-V, 1.5-V and 2.5-V devices. The AUC logic inputs tolerate 3.6-V signals, thus enabling level-translation down from 3.3-V nodes to lower-voltage nodes. Further, AUC logic has the  $I_{off}$  feature, which supports the partial-power-down mode of operation. This application report discusses AUC Little Logic device features, characteristics, and applications.

Keywords: 0.8 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3-V tolerant, AUC, electrical performance,  $I_{off}$ , level translation, Little Logic, open drain, overvoltage protection, partial power down, signal integrity, ULTTL

## Contents

<b>1</b>	<b>Introduction</b> .....	<b>5-6</b>
<b>2</b>	<b>AUC Little Logic Features</b> .....	<b>5-7</b>
	2.1 Novel Output Structure .....	5-7
	2.2 Level-Translation Support .....	5-9
	2.3 Power-Off Support .....	5-10
<b>3</b>	<b>AUC Little Logic Device Characteristics</b> .....	<b>5-11</b>
	3.1 Input Characteristics .....	5-11
	3.1.1 Input Capacitance .....	5-11
	3.1.2 Input Voltage Tolerance .....	5-11
	3.1.3 Slow-Input-Edge-Rate Compatibility .....	5-12
	3.2 Electrical Characteristics .....	5-15
	3.2.1 AC Performance .....	5-15
	3.2.2 DC Performance .....	5-17
	3.3 Power Consumption .....	5-19
<b>4</b>	<b>Design Issues and AUC Little Logic Solutions</b> .....	<b>5-21</b>
	4.1 Signal Integrity .....	5-21
	4.2 Mixed-Voltage-Mode Data Communication .....	5-24
	4.3 Partial Power Down .....	5-26
	4.4 Low Power Consumption .....	5-26

TI and Widebus are trademarks of Texas Instruments.

<b>5</b>	<b>Package Information</b>	<b>5–28</b>
<b>6</b>	<b>Features and Benefits</b>	<b>5–29</b>
<b>7</b>	<b>Conclusion</b>	<b>5–30</b>
<b>8</b>	<b>Frequently Asked Questions (FAQs)</b>	<b>5–30</b>
<b>9</b>	<b>References</b>	<b>5–32</b>
<b>10</b>	<b>Glossary</b>	<b>5–32</b>
	<b>Appendix A. Parameter Measurement Information</b>	<b>5–34</b>
	<b>Appendix B. Mechanical Data</b>	<b>5–36</b>

### List of Figures

1.	ULTTL Output Structure	5–8
2.	Output Drive Currents of UOP During Low-to-High Transition	5–9
3.	SN74AUC1G00 Slow-Input Transition-Time Plot, $\Delta t/\Delta V = 11.69$ ns/V	5–13
4.	SN74AUC1G00 Slow-Input Transition-Time Plot, $\Delta t/\Delta V = 23.19$ ns/V	5–14
5.	$t_{pd}$ vs Capacitive Load at 2.5-V, 1.8-V, and 1.5-V $V_{CC}$	5–16
6.	$t_{pd}$ vs Capacitive Load at 1.2-V and 0.8-V $V_{CC}$	5–17
7.	$V_{OH}$ vs $I_{OH}$ for AUC1G Devices	5–18
8.	$V_{OL}$ vs $I_{OL}$ for AUC1G Devices	5–18
9.	Relative Power Efficiency of Selected Little Logic Devices	5–20
10.	Transmission-Line Test Points for Simulations	5–21
11.	Output Impedance, Output Voltage, and Receiver Voltage of AUC Single-Gate Transmission-Line Simulation	5–22
12.	Simulation of 65- $\Omega$ Transmission Line Across Supply Voltage and Temperature	5–22
13.	Simulation of Low-to-High Transition into 30- $\Omega$ to 70- $\Omega$ Transmission Line	5–23
14.	Simulation of High-to-Low Transition into 30- $\Omega$ to 70- $\Omega$ Transmission Line	5–23
15.	Device at 1.8-V $V_{CC}$ , With 2.5-V or 3.3-V Inputs, Showing Switching Levels	5–24
16.	Circuit for Voltage Translation Using the SN74AUC1G07	5–25
17.	$I_{CC}$ vs Frequency for Different AUC Little Logic Devices	5–27
18.	$I_{CC}$ vs Frequency for SN74AUC1G06 and SN74LVC1G06 Devices	5–27
19.	AUC Little Logic (with ULTTL Outputs) Load Circuit and Voltage Waveforms	5–34
20.	AUC Little Logic (with Open-Drain Outputs) Load Circuit and Voltage Waveforms	5–35
21.	Plastic Small Outline Package (DBV)	5–36
22.	Plastic Small Outline Package (DCK)	5–37
23.	Die-Size Ball Grid Array (YEA or YZA)	5–38

**List of Tables**

1.	Input Capacitance and Speed Comparison for Comparable Families .....	5-11
2.	Input Transition for Some AUC Little Logic Devices .....	5-14
3.	Timing Characteristics of AUC Little Logic Devices .....	5-15
4.	Power Consumption and Speed of Selected Little Logic Devices at Their Optimized Supply-Voltage Nodes .....	5-20
5.	Requirements for Voltage Translation Between Devices A and B .....	5-25
6.	Features and Benefits of AUC Little Logic Devices .....	5-29

## 1 Introduction

Many electronic applications have shifted from the legacy bipolar TTL interface to CMOS rail-to-rail interface. The CMOS technology has facilitated supply-voltage migration from 5 V to 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, and 0.8 V. These lower-voltage nodes allow decreased power consumption in the system. To facilitate migration to lower-voltage nodes, TI has released the advanced ultra-low-voltage CMOS (AUC) family, which is optimized for 1.8-V operation and is compatible with 0.8-V, 1.2-V, 1.5-V, 1.8-V, and 2.5-V devices.

TI offers the AUC functions in Widebus™, octal, gates, and Little Logic (single, double, and triple gate) options. The widebus, octal, and gate AUC devices are designed for high-speed data throughput and enhanced signal integrity to target bus applications in telecommunications and computing systems. The Little Logic AUC devices have high speed, low power consumption, and low-noise characteristics, which make them suitable for portable consumer electronics applications.

This application report discusses AUC Little Logic device features, characteristics, and applications.

## 2 AUC Little Logic Features

The AUC Little Logic devices are designed for use in battery-operated portable consumer electronics or to fix design bugs in electronic systems. The characteristic output structure, level-translation support capability, and partial-power-down support features of the AUC Little Logic facilitate the use of these devices in their targeted applications.


### 2.1 Novel Output Structure

The AUC Little Logic features the ultra-low-voltage transistor-transistor logic (ULTTL) output driver. The ULTTL is a new CMOS-technology interface driver designed for applications requiring high-speed, low power consumption, and optimal signal integrity, while maintaining the bipolar TTL output characteristic of reduced line-reflection noise. With the migration from bipolar TTL technology to CMOS technology for lower-operating-voltage nodes, the ULTTL output driver was developed to minimize switching noise, which is inherent in high-speed applications.

The ULTTL output driver of the AUC Little Logic changes impedance during transition. Three basic output features are critical for optimal performance in low-voltage high-speed applications. First, the device must provide low-impedance (i.e., high dynamic current) drive during the initial phase of the transition through the ac threshold (i.e.,  $V_{CC}/2$ ). This initial high drive provides the quick transition to the desired logic level and ensures that system timing is preserved. During the second phase of the transition, the impedance must be equal to that of the transmission-line medium it is driving, to minimize ringing and optimize signal integrity. A major cause of ringing in point-to-point applications is the result of a mismatch or discontinuity between the output impedance of the driver and the impedance of the transmission line (i.e., PCB trace). AUC Little Logic devices have been optimized for transmission lines of 50  $\Omega$  to 65  $\Omega$ , which is typical of most portable PCB applications. Finally, the output should stabilize at an impedance low enough to provide the required dc drive. For most portable applications, 4-mA dc drive is sufficient; however, for nonportable applications, more drive current might be required.

The majority of application loads targeted for the AUC Little Logic family can be represented as a transmission line rather than a dc load. Thus, ac operation is dominated by the inductance and capacitance of the load and, in most cases, heavy drive capabilities are not required, although they are provided up to 8 mA at 1.8-V  $V_{CC}$ .

AUC Little Logic devices provide 8-mA dc drive current at the 1.8-V  $V_{CC}$  node for nonportable applications, while maintaining the signal-integrity performance of a 4-mA dc driver. The ULTTL output used in the AUC Little Logic family is designed to address each of the three critical performance requirements previously noted. Figure 1 shows a schematic of the ULTTL output structure.



**Figure 1. ULTTL Output Structure**

To achieve the three impedance phases, the ULTTL output utilizes a three-branch p-channel upper-output (UOP) and three-branch n-channel lower-output (LOP) structure (see Figure 1). For the purpose of illustration, the three branches are referred to in this application report as the ac branch (ACB), the transmission-line branch (TLB), and the dc branch (DCB). The first branch, which uses the diode in the output structure, provides the high dynamic current required to drive through the ac threshold. The second branch, which contains a series resistor, provides optimized impedance matching into the transmission line. The third branch provides the additional dc current drive for applications requiring more than 4 mA of output drive current at 1.8-V  $V_{CC}$ .

Each independent branch possesses a unique on-state resistance ( $r_{ON}$ ). As the output transitions from a low to high (or high to low), the equivalent resistance of all branches varies in a controlled manner by adjusting the individual resistance of each branch. The low-to-high transition functions similarly to the high-to-low transition. The output impedance is controlled during the low-to-high transition sequential action outlined below and shown in Figure 2.

1. During the initial phase of the transition, all three legs are turned on. The parallel  $r_{ON}$  of all three legs provides very low combined impedance.
2. During the second phase of the transition, the ACB and DCB are turned off, and the output transitions to a higher impedance. As the output voltage level approaches  $V_{CC}$ , the series diode begins to saturate and, eventually, becomes reverse biased, causing the current through the ACB to be reduced to less than 1 mA (basically, turned off). A threshold-controlled feedback circuit turns off the DCB. The thresholds are adjusted, to minimize the effect of oscillations directly at the output of the driver before entering the transmission line. (NOTE: A major advantage for the DCB being turned on in the initial stage is to provide support for the ACB at lower  $V_{CC}$  ranges where speed often is sacrificed.) The TLB  $r_{ON}$  is 50  $\Omega$  to 65  $\Omega$  and, because it is the last branch remaining on, it provides the impedance matching to the transmission line.
3. In the final phase of the transition, the DCB is turned on by the threshold-controlled feedback circuit to provide a combined DCB and TLB equivalent resistance that is satisfactory for driving applications requiring more than 4 mA of output drive current at 1.8-V  $V_{CC}$ .




Figure 2. Output Drive Current of UOP During Low-to-High Transition

## 2.2 Level-Translation Support

Because the AUC Little Logic family uses a 0.8-V to 2.5-V power supply, interfacing AUC Little Logic devices with other components that use a 3.3-V power supply becomes a concern. If an AUC Little Logic device is subjected to 3.3-V at its inputs, it is critical that the device not be damaged. The term 3.3-V tolerance implies that the presence of 3.3-V at either the input or the output of the AUC device will not damage it. This feature enables AUC Little Logic devices to be used for level-translation support from higher-voltage nodes to lower-voltage nodes within the 0.8-V and 3.3-V nodes.

Whether a device can tolerate 3.3-V only at the input, only at the output, or at both the input and output must be considered. Every AUC Little Logic device TI produces can be subjected to 3.3-V at its input and not be damaged. Thus, all TI AUC Little Logic devices are 3.3-V input tolerant.

Whether or not an AUC Little Logic device can be subjected to 3.3-V at its output requires consideration. For the term 3.3-V output tolerant to be meaningful, the outputs of the device must be capable of being placed in the high-impedance state. Only the SN74AUC1G06, SN74AUC1G07, SN74AUC1G125, SN74AUC1G126, and SN74AUC1G240 have high-impedance outputs, and it is to these devices only that the term 3.3-V output tolerant applies. For those devices with outputs capable of being placed in the high-impedance state, 3.3-V output tolerance means that 3.3 V at its output does not damage the device.

The AUC Little Logic functions that do not have high-impedance-state outputs should not be connected to 3.3-V. This means that 3.3-V output tolerance does not make sense for these devices because their outputs cannot be placed in the high-impedance state.

## 2.3 Power-Off Support

The inputs and outputs of the AUC family have a blocking diode in the reversed-current paths to  $V_{CC}$ . In this configuration, the maximum leakage current into or out of the input or output transistors is negligible when forcing the input or output to 3.3 V and  $V_{CC} = 0$  V. This off-state leakage current ( $I_{off}$ ) is small enough to allow the device to remain electrically connected to a bus during partial power down without loading the remaining live circuits. This feature also allows the use of this family in a mixed-voltage environment.

## 3 AUC Little Logic Device Characteristics

### 3.1 Input Characteristics

#### 3.1.1 Input Capacitance

The AUC Little Logic devices provide a low input capacitance-to-speed ratio relative to similar products (see Table 1). Two major design factors influence input capacitance: speed and capacitive-load-driving requirements. As speed requirements become more critical, the number of internal stages for a given integrated circuit must be reduced to minimize propagation delay. In addition to a reduction in stages, unless the requirement to drive large capacitive loads is reduced (especially for nonportable applications), the output stage must be large enough to drive these loads. In most cases, the combination of these two factors results in a higher input capacitance because the large input capacitance of the output stage is transferred to the input stage. Simply placing a small (low input capacitance) input stage in front of the large output stage does not result in less propagation delay.

**Table 1. Input Capacitance and Speed Comparison for Comparable Families**

Device	Input Capacitance (pF)	t <sub>pd</sub> at 1.8-V V <sub>CC</sub> (ns)
SN74AUC1G00	3.0	2.5
SN74LVC1G00	4.0	8.0
SN74ALVC00	4.5	4.4

The AUC Little Logic devices can maintain a comparable low input capacitance of 3 pF (typical), while providing high dynamic drive capability for larger loads and providing a propagation delay less than 2.5 ns at 1.8-V V<sub>CC</sub> (see Table 1).

#### 3.1.2 Input Voltage Tolerance

As previously mentioned, AUC Little Logic devices operate with a 0.8-V to 2.7-V V<sub>CC</sub>. Therefore, interfacing AUC Little Logic with other components that use 3.3-V V<sub>CC</sub> might be a concern. In such systems, AUC Little Logic devices must have tolerance for input levels up to and exceeding 3.3 V, as well as below 0 V, without causing damage to the inputs. The AUC Little Logic devices allow input voltages to exceed 3.3 V, up to 3.6 V, to allow extra protection for the following reasons:

- The 3.3-V system power supply might not stabilize at 3.3 V, but reach 3.6 V. Consequently, the output of the device driving the AUC Little Logic device could reach 3.6 V as well.
- The 3.3-V system power supply may stabilize at 3.3 V, but overshoots and undershoots can cause the input voltage into the AUC Little Logic devices to exceed the 0-V to 3.3-V range.

The AUC Little Logic devices support input voltages up to 3.6 V and must be operated within the following guidelines:

- The recommended operating conditions specified in the data sheets restrict the input voltage to 0 V to 3.6 V, while the absolute maximum ratings specify the input voltage to be –0.5 V to 4.1 V. As the data sheet indicates, stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. The absolute maximum ratings are stress ratings only, and functional operation of the device at those or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions may affect device reliability.


- Because the input-voltage range is limited from 0 V to 3.6 V, for 3.3-V systems, proper termination must be used on the inputs of AUC Little Logic devices to ensure that overshoot does not exceed 3.6 V.

### 3.1.3 *Slow-Input-Edge-Rate Compatibility*

The AUC Little Logic devices are designed and tested for high-speed systems (i.e., systems requiring a fast input edge rate) with input transition signals less than 1 ns/V. However, there may be several applications where it is desired to operate the device at a low frequency. In such applications, an input edge rate greater than 1 ns/V might be required. AUC Little Logic devices support such low-frequency applications.


A slow-input test sheds light on the integrity of the device, specifically, how the device responds when the input voltage is slowly ramped from 0 V to  $V_{CC}$  and, conversely, when the input voltage is ramped slowly from  $V_{CC}$  to 0 V. As the input voltage is ramping, the output voltage is monitored and, when it begins to switch, the waveform is observed. If nonmonotonic behavior is observed as the output traverses the threshold region, the device may be sensitive to a slow input, which can cause the output to oscillate or cause false triggering.

Figure 3 shows a passing case of slow-input-transition-rate tests. The test was done in the laboratory using the SN74AUC1G00 with  $V_{CC} = 2.7$  V and the device at  $-40^{\circ}\text{C}$ , with both inputs tied together for the worst-case condition. In Figure 3, the input transition rate is fast enough (11.69 ns/V) to not cause any oscillation at the output.



**Figure 3. SN74AUC1G00 Slow-Input-Transition-Time Plot,  $\Delta t/\Delta V = 11.69 \text{ ns/V}$**

Figure 4 shows a failure case of slow-input-transition-rate tests. The test was done in the laboratory using the SN74AUC1G00 with  $V_{CC} = 2.7 \text{ V}$  and the device at  $-40^\circ\text{C}$ , with both inputs tied together for the worst-case condition. In Figure 4, the input transition rate is too slow ( $23.19 \text{ ns/V}$ ) and causes oscillations at the output.



**Figure 4. SN74AUC1G00 Slow-Input-Transition-Time Plot,  $\Delta t/\Delta V = 23.19$  ns/V**

Table 2 shows the maximum input transition rise or fall rate for some AUC Little Logic devices at different voltage nodes. At the optimized voltage node, all AUC Little Logic devices show noncritical responses to the slow-input test.

**Table 2. Input Transition for Some AUC Little Logic Devices**

Device	Maximum Input Transition Rise or Fall Rate, $\Delta t/\Delta V$ (ns/V)				
	$V_{CC} = 0.8$ V	$V_{CC} = 1.3$ V	$V_{CC} = 1.6$ V	$V_{CC} = 1.95$ V	$V_{CC} = 2.7$ V
SN74AUC1G00	20	20	20	20	10
SN74AUC1G04	20	20	20	20	5
SN74AUC1G07	20	20	20	20	15
SN74AUC1G14	20	20	20	20	20
SN74AUC1G17	20	20	20	20	20
SN74AUC1G32	20	20	20	20	20

Table 2 shows that the AUC Little Logic devices can operate with slow signals ( $\Delta t/\Delta V > 1$  ns/V) at the inputs. However, power consumption increases significantly with increased input transition rise or fall rates.

## 3.2 Electrical Characteristics

In most electronic-system applications, it is important for the integrated circuit drivers to provide balanced high and low drive during ac transition, which ensures balanced output edge rates and improved signal integrity. Also, balanced high and low drive ensures that the difference between the low-to-high transition time ( $t_{PLH}$ ) and the high-to-low transition time ( $t_{PHL}$ ) is minimized. In general, as the supply voltage lowers, the p-channel becomes weaker at a faster rate than the n-channel transistor, due to their respective positive and negative carrier-mobility-degradation characteristics. For devices with active p-channel pullups, this causes  $t_{PLH}$  to increase at a faster rate than  $t_{PHL}$ ; consequently, the  $|t_{PLH} - t_{PHL}|$  increases respectively. The three-branch ULTTL output mentioned previously works to minimize this effect across  $V_{CC}$  by distributing the high drive across the  $r_{ON}$  of the transistor with that of the resistor (i.e., resistor in the TLB). The resistance of the resistor does not vary with supply voltage, thus reducing the effective variation in  $r_{ON}$  of the high and low drives.

As the supply voltage lowers, the ACB output branch provides less support for the ac transition due to the series diode. The propagation delay performance is then affected primarily by the TLB and DCB. Again, by inserting the series resistance, the balance between the high-drive transistor and low-drive transistor is preserved better at lower  $V_{CC}$  nodes.

The electrical characteristics of the AUC family are critical aspects of a successful system design. The following sections discuss the ac and dc performance of the devices.

### 3.2.1 AC Performance

Table 3 shows a comparison of the propagation delay for different AUC Little Logic devices operating at different voltage nodes. These results are from laboratory tests using the standard load specifications in the parameter measurement information (see Appendix A).

**Table 3. Timing Characteristics of AUC Little Logic Devices**

Device	$t_{pd}$ (ns)									
	$V_{CC} = 0.8\text{ V}$	$V_{CC} = 1.2 \pm 0.1\text{ V}$		$V_{CC} = 1.5 \pm 0.1\text{ V}$		$V_{CC} = 1.8 \pm 0.15\text{ V}$			$V_{CC} = 2.5 \pm 0.2\text{ V}$	
	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX
SN74AUC1G00	4.7	0.9	3.5	0.5	2.3	0.7	1.3	2.5	0.5	2.1
SN74AUC1G02	4.6	0.9	3.4	0.5	2.2	0.7	1.3	2.5	0.5	2.1
SN74AUC1G04	4.4	0.8	3.3	0.5	2.2	0.6	1.2	2.5	0.5	1.9
SN74AUC1G06	5.0	0.3	3.1	0.2	2.5	0.5	1.6	2.9	0.2	1.9
SN74AUC1G07	4.7	0.3	3.3	0.2	2.4	0.8	1.9	2.5	0.2	1.8
SN74AUC1G08	4.7	0.9	3.5	0.6	2.6	0.7	1.3	2.5	0.5	2.1
SN74AUC1G14	5.8	0.7	4.2	0.6	2.7	0.7	1.6	2.8	0.5	2.5
SN74AUC1G17	5.7	0.8	4.0	0.7	2.4	0.8	1.4	2.5	0.7	2.6
SN74AUC1G32	4.8	1.0	3.5	0.6	2.3	0.8	1.4	2.5	0.6	2.1

Table 3 shows that the AUC Little Logic devices have very low propagation delay. The devices appear to be optimized at the 1.5-V node because the  $t_{pd}$  is lowest when  $V_{CC} = 1.5$  V. However, the  $t_{pd}$  values are measured under different load conditions (see Appendix A). The AUC Little Logic devices are optimized at the 1.8-V node but, because the 1.8-V node test load ( $R_L = 1$  k $\Omega$ ;  $C_L = 30$  pF) is heavier than the 1.5-V test load ( $R_L = 2$  k $\Omega$ ;  $C_L = 15$  pF), the devices appear to be slower at the 1.8-V node than they are at the 1.5-V node. The test loads used for characterizing the devices are the standard JEDEC test loads at the respective voltage nodes.

A true comparison of the propagation delays of the AUC Little Logic devices at different voltage nodes is obtained by measuring the propagation delays at different voltage nodes when the device is under the same loading condition. Figure 5 shows typical variations of propagation delay with respect to capacitive loading for 1.5-V, 1.8-V, and 2.5-V  $V_{CC}$ . In all three cases, a resistive load of 1 M $\Omega$  was connected between the output and ground. The data were collected under nominal-process conditions from the SN74AUC1G00 at 25°C. Similarly, Figure 6 shows typical variations of propagation delay with respect to capacitive loading for 0.8-V and 1.2-V  $V_{CC}$ . The data also were collected under the same conditions as for Figure 5.




Figure 5.  $t_{pd}$  vs Capacitive Load at 2.5-V, 1.8-V, and 1.5-V  $V_{CC}$




Figure 6.  $t_{pd}$  vs Capacitive Load at 1.2-V and 0.8-V  $V_{CC}$

### 3.2.2 DC Performance

The  $V_{OH}$  vs  $I_{OH}$  and  $V_{OL}$  vs  $I_{OL}$  characteristics are unique for the ULTTL output used in the AUC Little Logic devices. Figures 7 and 8 show the typical  $V_O$  vs  $I_O$  performance of the AUC1G devices. These curves can be used to determine an approximate output resistance at each supply-voltage node. These figures are provided to demonstrate the dc drive performance of the integrated circuit, but do not relate directly to the ac performance.

It is common to use the  $V_O$  vs  $I_O$  curves to generate Bergeron plots for analyzing the effective signal integrity of the driver (see *The Bergeron Method: A Graphical Method for Determining Line Reflections in Transient Phenomena*).<sup>[1]</sup> A simple  $V_O$  vs  $I_O$  plot is not accurate for this purpose unless the device is biased in an ac mode before generating the curve. For a low-to-high transition, the ac mode is defined as biasing the input so as to generate a high logic level on the output, then sweeping the load current from high current (between 70 mA and 80 mA) to 0 mA and monitoring the corresponding output waveform. Sweeping the current from a high to low represents the actual operation during ac operation because the current is highest at the beginning of the transition and reduces as the output reaches the desired logic level. The same concept applies for a high-to-low transition.

As previously mentioned, the AUC Little Logic devices are optimized to drive a 50- $\Omega$  to 65- $\Omega$  transmission line, and provide 8-mA output current at 1.8-V  $V_{CC}$ . The majority of application loads targeted for the AUC Little Logic family can be represented as a transmission line rather than a dc load. Therefore, 4 mA (~70  $\Omega$ ) of dc drive current should be sufficient.




Figure 7.  $V_{OH}$  vs  $I_{OH}$  for AUC1G Devices




Figure 8.  $V_{OL}$  vs  $I_{OL}$  for AUC1G Devices

With each trace on the  $V_{OH}$  vs  $I_{OH}$  and  $V_{OL}$  vs  $I_{OL}$  plots, a small step function is present outside the drive conditions of the data sheet. This step in the waveform should not cause any problems in performance because it occurs at the point when the ACB and DCB are both turned off, and affects only the ac-signal-integrity performance, for which it is designed (refer to the Novel Output Structure section for more detailed operation).


### 3.3 Power Consumption

System designers, especially of portable applications, are becoming more concerned with the power consumption of each integrated circuit. The power consumption of an integrated circuit determines how much energy is consumed during operation (especially important for battery-powered systems), and how much heat the integrated circuit dissipates (especially important in personal-computer applications). The AUC Little Logic devices are designed for optimum efficiency in power consumption.

Two components establish the level of power consumption in a CMOS circuit:

1. Static dissipation caused by continuous leakage current from the power supply while the output is in a static (nonswitching) state
2. Dynamic dissipation caused by switching-transient current, which is a combination of the short-circuit current (current pulse from  $V_{CC}$  to GND during a transition) and load current (current required to charge the capacitive load on the output)

Although system designers desire integrated circuits with minimal power consumption, lower power often results in slower propagation delays. For CMOS designs, the propagation delay and the power consumption of an integrated circuit are related. For a given gate topology, the product of power consumption and propagation delay usually is a constant. This is referred to as the power-delay product (PDP) and is a quality measure for analyzing the speed vs power efficiency of a given device. The AUC Little Logic devices provide a low-power solution, without sacrificing speed. Figure 9 shows the relative power efficiency of the AUC Little Logic devices compared with other Little Logic devices. The data represented in Figure 9 were measured at the supply-voltage node at which the different devices are optimized (see Table 4).



**Figure 9. Relative Power Efficiency of Selected Little Logic Devices**

**Table 4. Power Consumption and Speed of Selected Little Logic Devices at Their Optimized Supply-Voltage Nodes**

Device	Optimized $V_{CC}$	$C_L$	Maximum $t_{pd}$	Typical $C_{pd}$
SN74AUC1G00	1.8 V	30 pF	2.5 ns	15 pF
SN74LVC1G00	3.3 V	30 pF	4.7 ns	23 pF
SN74AHC1G00	5.0 V	50 pF	8.5 ns	9.5 pF
SN74AHCT1G00	5.0 V	50 pF	9.0 ns	10.5 pF

## 4 Design Issues and AUC Little Logic Solutions

### 4.1 Signal Integrity

As power-supply voltages decrease, signal integrity becomes a major issue. The noise margin required for a device to be considered operable reduces proportionately with a reduction in power-supply voltage. In addition to the requirement for better signal integrity and smaller noise margins, system designers, especially for portable applications, need a solution that requires no external termination (i.e., damping resistors, clamping diodes, etc.). Additional components use valuable board space, and space also is at a premium in portable applications. The AUC Little Logic devices provide the best possible solution for systems with these design constraints.

The ULTTL output provides great signal integrity without the need for external termination when driving traces of moderate length (less than 15 cm). Figure 10 shows a typical application environment. The driver represents an AUC Little Logic device and the receiver represents a CMOS device whose interface is compatible with the AUC logic levels. The transmission line corresponds to a PCB trace of 50  $\Omega$  to 65  $\Omega$  for a portable system application, consisting of short trace length (less than 15 cm). During the second phase of the three distinctive transitional phases of the ULTTL output (see Section 2.1), the AUC output impedance changes to a level close to that of the transmission line (see Figure 11), thus minimizing overshoots and undershoots.






Figure 10. Transmission-Line Test Points for Simulations



**Figure 11. Output Impedance, Output Voltage, and Receiver Voltage of AUC Single-Gate Transmission-Line Simulation**

The simulation results in Figure 12 show typical operation into a 10-cm PCB trace, with a line impedance of 65 Ω and a 5-pF capacitive load at the receiver end. The simulation was completed at 10 MHz, with an input edge rate of 1 ns/V.



**Figure 12. Simulation of 65-Ω Transmission Line Across Supply Voltage and Temperature**

Although the AUC Little Logic devices are optimized for 50-Ω to 65-Ω loads, some applications might require operation into 30-Ω to 75-Ω loads. The unique characteristic of the ULTTL output provides adequate performance into these wider-range loads (see Figures 13 and 14).




Figure 13. Simulation of Low-to-High Transition into 30-Ω to 70-Ω Transmission Line





Figure 14. Simulation of High-to-Low Transition into 30-Ω to 70-Ω Transmission Line

## 4.2 Mixed-Voltage-Mode Data Communication

In designing electronic systems, proper interfaces between buses with incompatible logic levels must be provided. Voltage-level translation is necessary to allow the interconnection with flexibility to provide a future migration path to lower-voltage input/output (I/O) levels.

Voltage translation between buses with incompatible logic levels can be accomplished using AUC Little Logic devices. With a unidirectional AUC driver powered with 1.8-V  $V_{CC}$ , data communication from 2.5-V or 3.3-V devices can occur (see Figure 15). In this case, the inputs of the AUC devices are tolerant of the higher voltages and accept the higher switching levels. Likewise, the outputs of the AUC driver are valid 1.8-V signal levels.




**Figure 15. Device at 1.8-V  $V_{CC}$ , With 2.5-V or 3.3-V Inputs, Showing Switching Levels**

Generally, a unidirectional AUC driver powered with 0.8-V, 1.2-V, 1.5-V, or 1.8-V  $V_{CC}$  can be used to down-translate from a higher voltage node to the voltage node of the supply voltage.

Similarly, up-translation and down-translation can be achieved by using the SN74AUC1G06 or the SN74AUC1G07. The SN74AUC1G07 is a noninverting buffer with an open-drain output, and the SN74AUC1G06 is the inverting buffer (the SN74AUC1G07 plus an extra stage of inversion). These buffers are designed to operate in the 0.8-V to 2.7-V  $V_{CC}$  range; however, inputs and outputs can interface with 3.3-V signals.

This section focuses on the application of the SN74AUC1G07 in voltage-level translation. However, the SN74AUC1G06 can be used in such applications as well, only with an extra inversion.

The open-drain feature of the SN74AUC1G07 is useful in voltage translation. The fact that the input and output structure of this device can accept voltages from 0.8-V to 3.3-V enables the device to support voltage translation from a lower voltage to a higher voltage, or vice versa. Without the p-channel pullup on the output structure of the SN74AUC1G07, the entire output voltage drops across the n-channel transistor (see Figure 16). With the help of a pullup resistor that is connected to the designer's choice of voltage (not exceeding 3.6 V), voltage translation is achieved.



**Figure 16. Circuit for Voltage Translation Using the SN74AUC1G07**

The voltage translation provided by the SN74AUC1G07 can be used between wide CMOS voltage nodes. Table 5 illustrates parameters necessary for some example voltage translations between devices A and B.

**Table 5. Requirements for Voltage Translation Between Devices A and B**

Device A	Device B	VCC	VPULLUP	Function
3.3-V CMOS	1.2-V LVCMOS	0.8 V to 2.5 V	1.2 V	Down translation
3.3-V CMOS	1.8-V LVCMOS	0.8 V to 2.5 V	1.8 V	Down translation
2.5-V LVCMOS	1.8-V LVCMOS	0.8 V to 2.5 V	1.8 V	Down translation
3.3-V CMOS	3.3-V CMOS	0.8 V to 2.5 V	3.3 V	Buffer
1.8-V LVCMOS	1.8-V LVCMOS	0.8 V to 1.8 V	1.8 V	Buffer
1.2-V LVCMOS	1.2-V LVCMOS	0.8 V to 1.2 V	1.2 V	Buffer
1.8-V LVCMOS	3.3-V CMOS	0.8 V to 1.8 V	3.3 V	Up translation
1.8-V LVCMOS	2.5-V LVCMOS	0.8 V to 1.8 V	2.5 V	Up translation
1.2-V LVCMOS	3.3-V CMOS	0.8 V to 1.2 V	3.3 V	Up translation

In Table 5, note that the SN74AUC1G07 also can be used as a buffer in some applications. In such configurations, the device can be used as an active-high wired-AND or for active-low wired-OR functions. This is achieved by tying outputs of two or more open-drain devices.

### 4.3 Partial Power Down

Electronic systems usually have power-saving or suspended modes of operation, whereby some circuitry in the system is powered down to reduce power consumption. During such modes of operation, the supply voltage of the circuitry is turned off. This mode of operation is known as partial-power-down mode, as part of the system is powered down. The AUC Little Logic devices support partial-power-down applications and it is important that the designer understands the data-sheet-specified parameters related to this feature.

To partially power down a device, no direct path from the input to  $V_{CC}$  or from the output to  $V_{CC}$  can exist. Consequently, when the device is powered down ( $V_{CC} = 0$  V), independent of the logic level at the I/O terminal, no current can flow from the I/O terminal to the power-supply pin, which is at 0 V. In the partial-powered-down mode, therefore, other devices interfacing with the powered-down device may be powered up with valid logic levels at the I/O terminals.

With the AUC Little Logic, there is no direct path from the I/O terminal to  $V_{CC}$ . Consequently, these devices support partial-power-down modes of operation. This feature is specified on the data sheet with the  $I_{off}$  parameter. The  $I_{off}$  parameter is the maximum leakage current into (or out of) the input (or output) transistors when forcing the input (or output) to 2.7 V and  $V_{CC} = 0$  V. With the AUC Little Logic,  $I_{off}$  is specified at  $\pm 10$   $\mu$ A. This is a very small current and represents leakage current at the I/O terminal.

### 4.4 Low Power Consumption

The migration to lower voltage nodes is becoming increasingly important in digital electronics, especially with portable and consumer electronics, because of the benefits of reduced power consumption. If power consumption is reduced, these electronics can use smaller batteries, thus reducing form factors, while getting the maximum life of the power supply between charges.

The AUC Little Logic devices enable low-power, high-performance designs. The power consumption reduction decreases heat dissipation in compact designs. This reduced heat dissipation simplifies heat removal and decreases the amount of package space needed, thus saving valuable board space in compact designs.

Figure 17 shows plots of supply current vs frequency for different AUC Little Logic devices. For each of the devices, the test was done with only one input switching from 0 V to 1.8 V at 1 ns/V. Note that the supply current increases with increased input transition. A 1.8-V power supply was used, and the tests were done at 25°C.




Figure 17.  $I_{CC}$  vs Frequency for Different AUC Little Logic Devices

Generally, the AUC Little Logic devices consume less power than the corresponding Little Logic devices of other families. Figure 18 provides a comparison of the supply current vs frequency for the SN74LVC1G06 and the SN74AUC1G06. Both devices were tested under the same conditions as those used to obtain the results in Figure 17.




Figure 18.  $I_{CC}$  vs Frequency for SN74AUC1G06 and SN74LVC1G06 Devices

## 5 Package Information

The devices discussed in this application report are available in a variety of packages, including SOT-23 (DBV), SC-70 (DCK), tin-lead (SnPb) NanoStar™ (YEA), and lead-free NanoFree™ (YZA). TI's *Little Logic Data Book*, literature number SCED010, lists devices and packages in which they are available. The mechanical data information for these packages is provided in Appendix B of this application report.

The mechanical data for the YEA and YZA packages are the same. The only difference between the two packages is that the YEA package is leaded, while the YZA package is lead-free. The NanoStar and NanoFree packages comply with JEDEC MO-211.

## 6 Features and Benefits

Table 6 summarizes the features and benefits of AUC Little Logic devices.

**Table 6. Features and Benefits of AUC Little Logic Devices**

FEATURES	BENEFITS
Low power consumption	Use in portable electronics and battery-operated systems
Supports $I_{off}$ at inputs	Use in applications that require partial power-down modes
3.6-V I/O tolerant	Use in level-translation applications. Eases migration to lower-voltage nodes. Enhances system safety.
Sub-1-V operable	Flexibility for future migration. Operable at lower-voltage nodes means less power consumption.
Small low-profile packages	Saves board space. Simplify large PCB routing. Use as quick fix for design errors.
Cost effective	Inexpensive compared to redesign. Used as quick fix for design errors. Reduces time-to-market and maximized design investment in all types of electronic systems.

## 7 Conclusion

The AUC Little Logic devices provide simple cost-effective solutions for portable electronics and battery-operated systems and facilitates quick fixes in system design errors. The devices are optimized at 1.8 V and are compatible with 2.5-V, 1.5-V, 1.2-V, and 0.8-V systems. The AUC family features TI's ULTTL output circuitry, 3.6-V I/O tolerance, low power consumption capability, and partial power-down support. Features, electrical characteristics, and applications of the AUC Little Logic devices are presented in this application report.

## 8 Frequently Asked Questions (FAQs)

Question 1: *What is AUC?*

Answer: The advanced ultra-low-voltage CMOS (AUC) is the new logic family that is optimized at 1.8 V, has an operating voltage range from 0.8 V to 2.5 V, and is tolerant of 3.3-V input and output voltages.

Question 2: *What is ULTTL?*

Answer: The ultra-low-voltage transistor-transistor logic (ULTTL) is a new interface driver designed for high-speed with low EMI noise, low power consumption, and optimal signal integrity.

Question 3: *How do I get copies of the AUC family data sheets and samples?*

Answer: The AUC family data sheets can be obtained by accessing <http://www.ti.com>. Samples of the AUC devices can be obtained by contacting your local TI sales representative.

Question 4: *How do I get copies of AUC family SPICE and IBIS models?*

Answer: The SPICE models for AUC devices can be obtained by contacting your local TI sales representative. The IBIS model can be obtained by accessing <http://www.ti.com>.

Question 5: *What are the advantages of migrating to the AUC family?*

Answer: The advantages of migrating to the AUC family include:

- Lowered power consumption enables use in portable electronics and battery-operated systems.
- Partial-power-down mode is supported.
- Level-translation is feasible and migration to lower-voltage nodes is easy.
- Future migration to sub-1-V applications is possible.
- Board space is saved and large-PCB routing is simplified.
- Capability for fixing design errors is flexible and redesign cost is lower.

Question 6: *What should I do if it appears that the device is producing a noisy signal?*

Answer: The most common reason an AUC device may appear to be producing a noisy signal is that the outputs have not been terminated properly. To reduce or eliminate reflections that are inherent with long trace lengths and transmission lines, one of five techniques must be used to match the impedance of the transmission line and thereby properly terminate the output. These five techniques are: single-resistor termination, parallel split-resistor termination, series-resistor termination, resistor-and-capacitor termination, and diode termination. For a detailed explanation of the techniques and the advantages and disadvantages of each method, refer to the *Advanced Schottky Load Management* Application Report.<sup>[3]</sup>

Question 7: *What is the maximum voltage the input pin of an AUC Little Logic can sustain when the device is powered down or when the device is powered up?*

Answer: The AUC Little Logic devices are 3.6-V tolerant at the inputs. Therefore, within the supply-voltage operational range ( $0.8\text{ V} = V_{CC} = 2.7\text{ V}$ ), the input voltage can be as high as 3.6 V. Further, the AUC Little Logic devices have the  $I_{off}$  feature. Therefore, if  $V_{CC} = 0\text{ V}$ , the inputs can tolerate a 3.6-V signal.

Question 8: *What is the maximum voltage the output pin of an AUC Little Logic device can sustain when the device is powered down, and how can this information be inferred from the data sheet?*

Answer: With older family devices, there is a parasitic diode connected from the output to  $V_{CC}$ . With those devices, if  $V_{CC} = 0\text{ V}$  and the output is driven about 1 V above  $V_{CC}$ , the diode is forward biased and conducts current from the output pin to the  $V_{CC}$  pin. Under this condition, the device can be damaged. Therefore, the data sheet of a device with a power-clamp diode has a positive limit on the output clamp current ( $I_{OK}$ ).

The AUC Little Logic, however, have no parasitic diode from the output to  $V_{CC}$ . The data sheets specify an absolute maximum rating  $I_{OK}$  of  $-50\text{ mA}$ , with no positive limit for this specification. Therefore, the output can be driven above  $V_{CC}$ , but caution should be taken to ensure that the  $I_{OK}$  limit is not exceeded when the output is driven below GND.

The above explanation applies only for the absolute maximum rating of the device. Under the recommended operating conditions, the AUC Little Logic devices with outputs incapable of being placed in the high-impedance state are recommended to be between 0 V and  $V_{CC}$ .

Question 9: *What is the maximum operating frequency of the AUC Little Logic devices?*

Answer: The maximum operating frequency of a device depends upon the load that the AUC device is driving. Using the specified data sheet load, the AUC Little Logic devices have been tested in the laboratory to operate at frequencies greater than 175 MHz.

## 9 References

1. The Bergeron Method: A Graphical Method for Determining Line Reflections in Transient Phenomena, application report, literature number SDYA014.
2. Little Logic Data Book (SCED010), November 2001.
3. Advanced Schottky Load Management, application report, literature number SDYA016.


## 10 Glossary

ac	Alternating current
ACB	ac branch
AUC	Advanced ultra-low-voltage CMOS
CMOS	Complementary metal-oxide silicon; a device technology that has balanced drive outputs and low power consumption
dc	Direct current
DCB	dc branch
EMI	Electromagnetic interference
IBIS	I/O buffer information specification
$I_{off}$	The maximum leakage current into/out of the input/output transistors when forcing the input/output to 2.7 V and $V_{CC} = 0$ V
$I_{OH}$	High-level output current. The current out of an output with input conditions applied that, according to the product specification, establishes a high level at the output.
$I_{OK}$	Output clamp current. The absolute maximum current that can be sourced from an output pin when the voltage is taken below 0 V
$I_{OL}$	Low-level output current. The current into an output with input conditions applied that, according to the product specification, establishes a low level at the output.
JEDEC	Joint Electron Device Engineering Council
LOP	Lower-output transistor
LVCMOS	Low-voltage complementary metal-oxide silicon
PCB	Printed circuit board
PDP	Power-delay product
$r_{on}$	On-channel resistance

SPICE	Simulation program with integrated circuit emphasis
TI	Texas Instruments
TLB	Transmission-line branch
$t_{pd}$	Propagation delay time. The time between the specified reference points on the input and output voltage waveforms with the output changing from one defined level (high or low) to the other defined level ( $t_{pd} = t_{PHL}$ or $t_{PLH}$ ).
$t_{PHL}$	Propagation delay time, high-to-low level output. The time between the specified reference points on the input and output voltage waveforms, with the output changing from the defined high level to the defined low level.
$t_{PLH}$	Propagation delay time, low-to-high level output. The time between the specified reference points on the input and output voltage waveforms, with the output changing from the defined low level to the defined high level
TTL	Transistor-transistor logic
UL TTL	Ultra-low-voltage transistor-transistor logic
UOP	Upper-output transistor
$V_{OH}$	High-level output voltage. The voltage at an output terminal with input conditions applied such that, according to product specification, it establishes a high level at the output.
$V_{OL}$	Low-level output voltage. The voltage at an output terminal with input conditions applied such that, according to product specification, it establishes a low level at the output.





## Appendix A. Parameter Measurement Information

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
$t_{PLH}/t_{PHL}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V



- NOTES:
- $C_L$  includes probe and jig capacitance.
  - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq$  1 V/ns.
  - The outputs are measured one at a time with one transition per measurement.
  - $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
  - $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - All parameters and waveforms are not applicable to all devices.


Figure 19. AUC Little Logic (with UL TTL Outputs) Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION (OPEN DRAIN)



TEST	S1
$t_{PZL}$ (see Note F)	$2 \times V_{CC}$
$t_{PLZ}$ (see Note G)	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	$2 \times V_{CC}$

$V_{CC}$	$C_L$	$R_L$	$V_{\Delta}$
0.8 V	15 pF	2 k $\Omega$	0.1 V
1.2 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.5 V $\pm$ 0.1 V	15 pF	2 k $\Omega$	0.1 V
1.8 V $\pm$ 0.15 V	30 pF	1 k $\Omega$	0.15 V
2.5 V $\pm$ 0.2 V	30 pF	500 $\Omega$	0.15 V




- NOTES:
- Q.  $C_L$  includes probe and jig capacitance.
  - R. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
  - S. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_O = 50 \Omega$ , slew rate  $\geq 1$  V/ns.
  - T. The outputs are measured one at a time with one transition per measurement.
  - U. For open-drain outputs,  $t_{PLZ}$  and  $t_{PZL}$  are the same as  $t_{pd}$ .
  - V.  $t_{PZL}$  is measured at  $V_{CC}/2$ .
  - W.  $t_{PLZ}$  is measured at  $V_{OL} + V_{\Delta}$ .
  - X. All parameters and waveforms are not applicable to all devices.

Figure 20. AUC Little Logic (with Open-Drain Outputs) Load Circuit and Voltage Waveforms

### Appendix B. Mechanical Data

DBV (R-PDSO-G5)

PLASTIC SMALL-OUTLINE




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC MO-178

Figure 21. Plastic Small Outline (DBV)

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC MO-203

Figure 22. Plastic Small Outline (DCK)

**YEA (R-XBGA-N5)**

**DIE-SIZE BALL GRID ARRAY**



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. NanoStar™ package configuration.  
 D. Package complies to JEDEC MO-211.

**Figure 23. Die-Size Ball Grid Array (YEA or YZA)**

NanoStar is a trademark of Texas Instruments.

<b>General Information</b>	<b>1</b>
<b>AUC Single Gates</b>	<b>2</b>
<b>AUC Widebus™</b>	<b>3</b>
<b>AUC Widebus+™</b>	<b>4</b>
<b>Application Reports</b>	<b>5</b>
<b>Mechanical Data</b>	<b>6</b>

# Contents

	<b>Page</b>
<b>Ordering Instructions</b> .....	<b>6-3</b>
<b>Mechanical Data</b> .....	<b>6-7</b>
DBV (R-PDSO-G5) .....	6-7
DCK (R-PDSO-G5) .....	6-8
DGG (R-PDSO-G**) .....	6-9
DGV (R-PDSO-G**) .....	6-10
GKE (R-PBGA-N96) .....	6-11
GQL (R-PBGA-N56) .....	6-12
YEA (R-XBGA-N5) .....	6-13
YZA (R-XBGA-N5) .....	6-14

Electrical characteristics presented in this data book, unless otherwise noted, apply for the circuit type(s) listed in the page heading regardless of package. The availability of a circuit function in a particular package is denoted by an alphabetical reference above the pin-connection diagram(s). These alphabetical references refer to mechanical outline drawings shown in this section.

Factory orders for circuits described in this data book should include a four-part type number as explained in the following example.

EXAMPLE: SN AUC16244 DGV R

**Prefix**

SN = Standard prefix  
 SNJ = Compliant to MIL-PRF-38535 (QML)

**Unique Circuit Description**

MUST CONTAIN SEVEN TO NINE CHARACTERS

Examples: AUC1G17  
 AUCH16374

**Package**

MUST CONTAIN ONE TO THREE LETTERS

DBV, DCK = plastic small-outline transistor  
 DGG = plastic thin shrink small-outline package  
 DGV = plastic thin very small-outline package  
 GQL, YEA, YZA = ball grid array

**Tape and Reel Packaging**

Valid for surface-mount packages only. All orders for tape and reel must be for whole reels.

MUST CONTAIN ONE LETTER

R = Standard tape and reel (required for DBV, DCK, DGG, DGV, GQL, YEA, and YZA).



# ORDERING INSTRUCTIONS


**Table 1. Normal Dimensions of Packing Materials**

CARRIER-TAPE WIDTH (mm)	COVER-TAPE WIDTH (mm)	REEL WIDTH (mm)	REEL DIAMETER (mm)
8	5.4	9.0	178
12	9.2	12.4	330
16	13.3	16.4	330
24	21.0	24.4	330
32	25.5	32.4	330
44	37.5	44.4	330
56	49.5	56.4	330

All material meets or exceeds industry guidelines for ESD protection.

Dimensions are selected based on package size and design configurations. All dimensions are established to be within the recommendations of the Electronics Industry Association Standard EIA-481-1,2,3.

Common dimensions of particular interest to the end user are carrier-tape width, pocket pitch, and quantity per reel (see Figure 1 and Table 2).




**Figure 1. Typical Carrier-Tape Design**

Table 2. Selected Tape-and-Reel Specifications

PACKAGE		NO. OF PINS	CARRIER-TAPE WIDTH (mm)	POCKET PITCH (mm)	QTY/REEL
DSBGA	YEA	5	8.00	4.00	3000
	YZA	5	8.00	4.00	3000
LFBGA	GKE	96	24.00	8.00	1000
SOT	DBV	5	8.00	4.00	3000
	DCK	5	8.00	4.00	3000
TSSOP	DGG	48	24.00	12.00	2000
		56	24.00	12.00	2000
		64	24.00	12.00	2000
TVSOP	DGV	14	16.00	8.00	2000
		16	16.00	8.00	2000
		20	16.00	8.00	2000
		24	16.00	8.00	2000
		48	16.00	8.00	2000
		56	24.00	8.00	2000
VFBGA	GQL	56	16.00	8.00	1000






- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion.  
 D. Falls within JEDEC MO-203

DGG (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold protrusion not to exceed 0,15.  
 D. Falls within JEDEC MO-153

# MECHANICAL DATA

DGV (R-PDSO-G\*\*)

PLASTIC SMALL-OUTLINE

24 PINS SHOWN




4073251/E 08/00

- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.  
 D. Falls within JEDEC: 24/48 Pins – MO-153  
 14/16/20/56 Pins – MO-194

GKE (R-PBGA-N96)

PLASTIC BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. MicroStar BGA™ configuration  
 D. Falls within JEDEC MO-205 variation CC.  
 E. This package is tin-lead (SnPb). Refer to the 96 ZKE package (drawing 4204493) for lead-free.

# MECHANICAL DATA

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. MicroStar Junior™ BGA configuration  
 D. Falls within JEDEC MO-225 variation BA.  
 E. This package is tin-lead (SnPb). Refer to the 56 ZQL package ( drawing 4204437) for lead-free.


MicroStar Junior is a trademark of Texas Instruments.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

YEA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY




- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. NanoStar package configuration.  
 D. Package complies to JEDEC MO-211 variation EA.  
 E. This package is tin-lead (SnPb). Refer to the 5 YZA package (drawing 4204151) for lead-free.

# MECHANICAL DATA

YZA (R-XBGA-N5)

DIE-SIZE BALL GRID ARRAY



- NOTES: A. All linear dimensions are in millimeters.  
 B. This drawing is subject to change without notice.  
 C. NanoFree™ package configuration.  
 D. Package complies to JEDEC MO-211 variation EA.  
 E. This package is lead-free. Refer to the 5 YEA package (drawing 4203167) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.

