











SBAS741B - OCTOBER 2015-REVISED APRIL 2020

ADS1018-Q1



ADS1018-Q1 Automotive, Low-Power, SPI[™]-Compatible, 12-Bit,

Analog-to-Digital Converter With Internal Reference and Temperature Sensor

Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to +125°C, T_A
- **Functional Safety-Capable**
 - Documentation available to aid functional safety system design
- 12-bit noise-free resolution
- Wide supply range: 2 V to 5.5 V
- Low current consumption:
 - Continuous mode: only 150 μA
 - Single-shot mode: automatic power-down
- Programmable data rate: 128 SPS to 3300 SPS
- Single-cycle settling
- Internal low-drift voltage reference
- Internal temperature sensor: 2°C (maximum) error
- Internal oscillator
- Internal PGA
- Four single-ended or two differential inputs

Applications

- Battery management systems
- Automotive sensors:
 - Thermocouples
 - Resistance temperature detectors (RTDs)
 - Electrochemical gas sensors
 - Particulate matter sensors

3 Description

The ADS1018-Q1 is a precision, low power, 12-bit, noise-free, analog-to-digital converter (ADC) that provides all features necessary to measure the most common sensor signals. The ADS1018-Q1 integrates a programmable gain amplifier (PGA), voltage reference, oscillator, and high-accuracy temperature sensor. These features, along with a wide powersupply range from 2 V to 5.5 V, make the ADS1018-Q1 ideally suited for power- and spaceconstrained, sensor-measurement applications.

The ADS1018-Q1 performs conversions at data rates up to 3300 samples per second (SPS). The PGA offers input ranges from ±256 mV to ±6.144 V, allowing both large and small signals to be measured with high resolution. An input multiplexer (mux) allows measurement of two differential or four single-ended inputs. The high-accuracy temperature sensor is used for system-level temperature monitoring, or coldjunction compensation for thermocouples.

The ADS1018-Q1 operates either in continuousconversion mode, or in a single-shot mode that automatically powers down after a conversion. Single-shot mode significantly reduces current consumption during idle periods. Data are transferred through a serial peripheral interface (SPI™). The ADS1018-Q1 is specified from -40°C to +125°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
ADS1018-Q1	VSSOP (10)	3.00 mm × 3.00 mm

(1) For all available packages, see the package option addendum at the end of the data sheet.

K-Type Thermocouple Measurement **Using Integrated Temperature Sensor for Cold-Junction Compensation**






Table of Contents

1	Features 1	8.5 Programming1
2	Applications 1	8.6 Register Maps1
3	Description 1	9 Application and Implementation 20
4	Revision History2	9.1 Application Information2
5	Device Comparison Table	9.2 Typical Application2
6	Pin Configuration and Functions	10 Power Supply Recommendations 28
7	Specifications4	10.1 Power-Supply Sequencing2
•	7.1 Absolute Maximum Ratings	10.2 Power-Supply Decoupling2
	7.2 ESD Ratings	11 Layout 29
	7.3 Recommended Operating Conditions	11.1 Layout Guidelines2
	7.4 Thermal Information	11.2 Layout Example 3
	7.5 Electrical Characteristics 5	12 Device and Documentation Support 3
	7.6 Timing Requirements: Serial Interface	12.1 Documentation Support3
	7.7 Switching Characteristics: Serial Interface	12.2 Receiving Notification of Documentation Updates 3
	7.8 Typical Characteristics	12.3 Community Resources 3
8	Detailed Description9	12.4 Trademarks
Ü	8.1 Overview	12.5 Electrostatic Discharge Caution 3
	8.2 Functional Block Diagram	12.6 Glossary
	8.3 Feature Description	13 Mechanical, Packaging, and Orderable Information
	8.4 Device Functional Modes14	

4 Revision History

C	hanges from Revision A (November 2015) to Revision B	Page
•	Changed automotive-specific Features bullets, moved ESD information to ESD Ratings table	1
•	Added Functional Safety-Capable bullets to Features section	1
•	Changed maximum VDD voltage from 5.5 V to 7 V in the Absolute Maximum Ratings table	4
•	Added ESD classification information to ESD Ratings table	4
•	Changed maximum value of t _{SPWL} parameter in <i>Timing Requirements</i> table from 28 ms to 30.8 ms	7
•	Changed SCLK low time to reset SPI from 28 ms to 30.8 ms in second footnote of Timing Requirements table	7
•	Changed Serial Interface Timing figure	7
•	Changed SCLK low time to reset SPI from 28 ms to 30.8 ms in the Serial Clock section	15
•	Added last paragraph to the 32-Bit Data Transmission Cycle section	17
•	Changed bit description of Config Register bit 0	19
<u>•</u>	Changed SCLK low time to reset SPI from 28 ms to 30.8 ms in the GPIO Ports for Communication section	21
C	hanges from Original (October 2015) to Revision A	Page
•	Changed from product preview to production data	1

Submit Documentation Feedback

Copyright © 2015–2020, Texas Instruments Incorporated




5 Device Comparison Table

DEVICE	RESOLUTION (Bits)	MAXIMUM SAMPLE RATE (SPS)	INPUT CHANNELS Differential (Single-Ended)	PGA	INTERFACE	SPECIAL FEATURES
ADS1118-Q1	16	860	2 (4)	Yes	SPI	Temperature sensor
ADS1018-Q1	12	3300	2 (4)	Yes	SPI	Temperature sensor
ADS1115-Q1	16	860	2 (4)	Yes	I ² C	Comparator
ADS1015-Q1	12	3300	2 (4)	Yes	I ² C	Comparator

6 Pin Configuration and Functions





Pin Functions

	PIN		DESCRIPTION
NO.	NAME	TYPE	DESCRIPTION
1	SCLK	Digital input	Serial clock input
2	CS	Digital input	Chip select; active low. Connect to GND if not used.
3	GND	Supply	Ground
4	AIN0	Analog input	Analog input 0. Leave unconnected or tie to VDD if not used.
5	AIN1	Analog input	Analog input 1. Leave unconnected or tie to VDD if not used.
6	AIN2	Analog input	Analog input 2. Leave unconnected or tie to VDD if not used.
7	AIN3	Analog input	Analog input 3. Leave unconnected or tie to VDD if not used.
8	VDD	Supply	Power supply. Connect a 0.1-µF power supply decoupling capacitor to GND.
9	DOUT/DRDY	Digital output	Serial data output combined with data ready; active low
10	DIN	Digital input	Serial data input

Copyright © 2015–2020, Texas Instruments Incorporated



7 Specifications

7.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Power-supply voltage	VDD to GND	-0.3	7	V
Analog input voltage	AIN0, AIN1, AIN2, AIN3	GND - 0.3	VDD + 0.3	V
Digital input voltage	DIN, DOUT/DRDY, SCLK, CS	GND - 0.3	VDD + 0.3	V
Input current, continuous	Any pin except power supply pins	-10	10	mA
Temperature	Junction, T _J	-40	150	°C
	Storage, T _{stg}	-60	150	

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 ⁽¹⁾ HBM ESD classification level 2	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per AEC Q100-011 CDM ESD classification level C6	±1000	V

⁽¹⁾ AEC Q100-002 indicates HBM stressing is done in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

7.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

POWER SUPPLY VDD Power supply VDD to GND 2 ANALOG INPUTS ⁽¹⁾ FSR Full-scale input voltage ⁽²⁾ V _{IN} = V _(AINP) - V _(AINN) See Table 1 V _(AINX) Absolute input voltage GND DIGITAL INPUTS Input voltage GND TEMPERATURE	MAX	UNIT
ANALOG INPUTS ⁽¹⁾ FSR Full-scale input voltage ⁽²⁾ V _{IN} = V _(AINP) - V _(AINN) See Table 1 V _(AINx) Absolute input voltage GND DIGITAL INPUTS Input voltage GND	•	
$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	5.5	V
V _(AINx) Absolute input voltage GND DIGITAL INPUTS Input voltage GND		
DIGITAL INPUTS Input voltage GND		
Input voltage GND	VDD	V
1 1 2 2 2 2 2		
TEMPERATURE	VDD	V
	-	
T _A Operating ambient temperature -40	125	°C

⁽¹⁾ AINP and AINN denote the selected positive and negative inputs. AINx denotes one of the four available analog inputs.

7.4 Thermal Information

		ADS1018-Q1	
	THERMAL METRIC ⁽¹⁾	DGS (VSSOP)	UNIT
		10 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	186.8	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	51.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	108.4	°C/W
ΨЈΤ	Junction-to-top characterization parameter	2.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	106.5	°C/W
R _θ JC(bot)	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: ADS1018-Q1

⁽²⁾ This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.



7.5 Electrical Characteristics

Maximum and minimum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C. Typical specifications are at $T_A = 25^{\circ}\text{C}$. All specifications are at VDD = 3.3 V and FSR = ± 2.048 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT	
ANAL	OG INPUTS					
		FSR = ±6.144 V ⁽¹⁾	8			
	On the state of th	FSR = ±4.096 V ⁽¹⁾ , FSR = ±2.048 V	6			
	Common-mode input impedance	FSR = ±1.024 V	3		ΜΩ	
		FSR = ±0.512 V, FSR = ±0.256 V	100			
		FSR = ±6.144 V ⁽¹⁾	22			
		FSR = ±4.096 V ⁽¹⁾	15			
	Differential input impedance	FSR = ±2.048 V	4.9		МΩ	
		FSR = ±1.024 V	2.4			
		FSR = ±0.512 V, FSR = ±0.256 V	710		kΩ	
SYST	EM PERFORMANCE					
	Resolution (no missing codes)		12		Bits	
DR	Data rate		128, 250, 490, 920, 1600, 2	400, 3300	SPS	
	Data rate variation	All data rates	-10%	10%		
INL	Integral nonlinearity	DR = 128 SPS, FSR = ±2.048 V ⁽²⁾		0.5	LSB	
	Offset error	FSR = ±2.048 V, differential inputs	0	±0.5	LSB	
	Oliset error	FSR = ±2.048 V, single-ended inputs	±0.25		LSB	
	Offset drift	FSR = ±2.048 V	0.002		LSB/°C	
	Offset channel match	Match between any two inputs	0.25		LSB	
	Gain error ⁽³⁾	FSR = ±2.048 V, T _A = 25°C	0.05%	0.25%		
		FSR = ±0.256 V	7			
	Gain drift ⁽³⁾⁽⁴⁾	FSR = ±2.048 V	5	40	ppm/°C	
		FSR = ±6.144 V ⁽¹⁾	5			
	Gain match ⁽³⁾	Match between any two gains	0.02%	0.1%		
	Gain channel match	Match between any two inputs	0.05%	0.1%		
TEMP	ERATURE SENSOR					
	Temperature range		– 40	125	°C	
	Temperature resolution		0.125		°C/LSB	
		$T_A = 0$ °C to 70°C	0.25	±1	°C	
	Accuracy	$T_A = -40^{\circ}C \text{ to } +125^{\circ}C$	0.5	±2		
		vs supply	0.125	±1	°C/V	

⁽¹⁾ This parameter expresses the full-scale range of the ADC scaling. No more than VDD + 0.3 V or 5.5 V (whichever is smaller) must be applied to this device.

Copyright © 2015–2020, Texas Instruments Incorporated

⁽²⁾ Best-fit INL; covers 99% of full-scale.

⁽³⁾ Includes all errors from onboard PGA and voltage reference.

⁽⁴⁾ Maximum value specified by characterization.



Electrical Characteristics (continued)

Maximum and minimum specifications apply from $T_A = -40^{\circ}\text{C}$ to +125°C. Typical specifications are at $T_A = 25^{\circ}\text{C}$. All specifications are at VDD = 3.3 V and FSR = ±2.048 V (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
DIGIT	AL INPUTS/OUTPUTS		·			
V _{IH}	High-level input voltage		0.7 VDD		VDD	V
V_{IL}	Low-level input voltage		GND		0.2 VDD	V
V _{OH}	High-level output voltage	I _{OH} = 1 mA	0.8 VDD			V
V _{OL}	Low-level output voltage	I _{OL} = 1 mA	GND		0.2 VDD	V
I _H	Input leakage, high	V _{IH} = 5.5 V	-10		10	μΑ
IL	Input leakage, low	V _{IL} = GND	-10		10	μΑ
POWE	R SUPPLY		"		'	
	Supply current	Power-down, T _A = 25°C		0.5	2	
		Power-down			5	
I_{VDD}		Operating, T _A = 25°C		150	200	μА
		Operating			300	
P _D		VDD = 5 V		0.9		
	Power dissipation	VDD = 3.3 V		0.5		mW
		VDD = 2 V		0.3		

Submit Documentation Feedback

Copyright © 2015–2020, Texas Instruments Incorporated



7.6 Timing Requirements: Serial Interface

over operating ambient temperature range and VDD = 2 V to 5.5 V (unless otherwise noted)

		MIN MAX	UNIT
t _{CSSC}	Delay time, $\overline{\text{CS}}$ falling edge to first SCLK rising edge ⁽¹⁾	100	ns
t _{SCCS}	Delay time, final SCLK falling edge to $\overline{\text{CS}}$ rising edge	100	ns
t _{CSH}	Pulse duration, CS high	200	ns
t _{SCLK}	SCLK period	250	ns
t _{SPWH}	Pulse duration, SCLK high	100	ns
	Pulse duration, SCLK low ⁽²⁾	100	ns
t _{SPWL}	Pulse duration, SCLK low 47	30.8	ms
t _{DIST}	Setup time, DIN valid before SCLK falling edge	50	ns
t _{DIHD}	Hold time, DIN valid after SCLK falling edge	50	ns
t _{DOHD}	Hold time, SCLK rising edge to DOUT invalid	0	ns

 $[\]overline{\text{CS}}$ can be tied low permanently in case the serial bus is not shared with any other device. Holding SCLK low longer than 30.8 ms resets the SPI interface.

7.7 Switching Characteristics: Serial Interface

over operating ambient temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP MAX	UNIT
t _{CSDOD}	Propagation delay time, CS falling edge to DOUT driven	DOUT load = 20 pF 100 kΩ to GND		100	ns
t _{DOPD}	Propagation delay time, SCLK rising edge to valid new DOUT	DOUT load = 20 pF 100 kΩ to GND	0	50	ns
t _{CSDOZ}	Propagation delay time, CS rising edge to DOUT high impedance	DOUT load = 20 pF 100 kΩ to GND		100	ns





Figure 1. Serial Interface Timing



7.8 Typical Characteristics

at T_A = 25°C, VDD = 3.3 V, and FSR = ±2.048 V (unless otherwise noted)



(1) This parameter expresses the full-scale range of the ADC scaling. In no event should more than VDD + 0.3 V be applied to this device.



8 Detailed Description


8.1 Overview

The ADS1018-Q1 is a very small, low-power, noise-free, 12-bit, delta-sigma ($\Delta\Sigma$) analog-to-digital converter (ADC). The ADS1018-Q1 consists of a $\Delta\Sigma$ ADC core with adjustable gain, an internal voltage reference, a clock oscillator, and an SPI. This device is also a highly linear and accurate temperature sensor. All of these features are intended to reduce required external circuitry and improve performance. The *Functional Block Diagram* section shows the ADS1018-Q1 functional block diagram.

The ADS1018-Q1 ADC core measures a differential signal, V_{IN} , that is the difference of $V_{(\text{AINP})}$ and $V_{(\text{AINN})}$. The converter core consists of a differential, switched-capacitor $\Delta\Sigma$ modulator followed by a digital filter. This architecture results in a very strong attenuation in any common-mode signals. Input signals are compared to the internal voltage reference. The digital filter receives a high-speed bitstream from the modulator and outputs a code proportional to the input voltage.

The ADS1018-Q1 has two available conversion modes: single-shot and continuous-conversion. In single-shot mode, the ADC performs one conversion of the input signal upon request and stores the value to an internal conversion register. The device then enters a power-down state. This mode is intended to provide significant power savings in systems that require only periodic conversions or when there are long idle periods between conversions. In continuous-conversion mode, the ADC automatically begins a conversion of the input signal as soon as the previous conversion is completed. The rate of continuous conversion is equal to the programmed data rate. Data can be read at any time and always reflect the most recently completed conversion.

8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Multiplexer

The ADS1018-Q1 contains an input multiplexer (mux), as shown in Figure 8. Either four single-ended or two differential signals can be measured. Additionally, AIN0, AIN1, and AIN2 can be measured differentially to AIN3. The multiplexer is configured by bits MUX[2:0] in the Config register. When single-ended signals are measured, the negative input of the ADC is internally connected to GND by a switch within the multiplexer.




Figure 8. Input Multiplexer

When measuring single-ended inputs, the device does not output negative codes. These negative codes indicate negative differential signals; that is, $(V_{(AINP)} - V_{(AINN)}) < 0$. Electrostatic discharge (ESD) diodes to VDD and GND protect the ADS1018-Q1 inputs. To prevent the ESD diodes from turning on, keep the absolute voltage on any input within the range given in Equation 1:

$$GND - 0.3 \text{ V} < V_{(A|Nx)} < \text{VDD} + 0.3 \text{ V}$$
 (1)

If the voltages on the input pins can possibly violate these conditions, use external Schottky diodes and series resistors to limit the input current to safe values (see the *Absolute Maximum Ratings* table).

Also, overdriving one unused input on the ADS1018-Q1 may affect conversions currently taking place on other input pins. If overdriving unused inputs is possible, clamp the signal with external Schottky diodes.



Feature Description (continued)

8.3.2 Analog Inputs

The ADS1018-Q1 uses a switched-capacitor input stage where capacitors are continuously charged and then discharged to measure the voltage between AIN_P and AIN_N. This frequency at which the input signal is sampled is called the sampling frequency or the modulator frequency ($f_{(MOD)}$). The ADS1018-Q1 has a 1 MHz internal oscillator which is further divided by a factor of 4 to generate the modulator frequency at 250 kHz. The capacitors used in this input stage are small, and to external circuitry, the average loading appears resistive. This structure is shown in Figure 9. The resistance is set by the capacitor values and the rate at which they are switched. Figure 10 shows the setting of the switches illustrated in Figure 9. During the sampling phase, switches S₁ are closed. This event charges C_{A1} to $V_{(AINP)}$, C_{A2} to $V_{(AINN)}$, and C_{B} to $(V_{(AINP)} - V_{(AINN)})$. During the discharge phase, S₁ is first opened and then S₂ is closed. Both C_{A1} and C_{A2} then discharge to approximately 0.7 V and C_{B} discharges to 0 V. This charging draws a very small transient current from the source driving the ADS1018-Q1 analog inputs. The average value of this current can be used to calculate the effective impedance (Z_{eff}), where $Z_{eff} = V_{IN} / I_{AVERAGE}$.




Figure 9. Simplified Analog Input Circuit




Figure 10. S₁ and S₂ Switch Timing

Common-mode input impedance is measured by applying a common-mode signal to the shorted AIN_P and AIN_N inputs and measuring the average current consumed by each pin. The common-mode input impedance changes depending on the full-scale range, but is approximately 6 M Ω for the default full-scale range. In Figure 9, the common-mode input impedance is Z_{CM} .

The differential input impedance is measured by applying a differential signal to AIN_P and AIN_N inputs where one input is held at 0.7 V. The current that flows through the pin connected to 0.7 V is the differential current and scales with the full-scale range. In Figure 9, the differential input impedance is Z_{DIFF} .

Make sure to consider the typical value of the input impedance. Unless the input source has a low impedance, the ADS1018-Q1 input impedance may affect the measurement accuracy. For sources with high output impedance, buffering may be necessary. Active buffers introduce noise, and also introduce offset and gain errors. Consider all of these factors in high-accuracy applications.

The clock oscillator frequency drifts slightly with temperature; therefore, the input impedances also drift. For most applications, this input impedance drift is negligible, and can be ignored.

Copyright © 2015–2020, Texas Instruments Incorporated



Feature Description (continued)

8.3.3 Full-Scale Range (FSR) and LSB Size

A programmable gain amplifier (PGA) is implemented in front of the ADS1018-Q1 $\Delta\Sigma$ ADC core. The full-scale range is configured by bits PGA[2:0] in the Config register, and can be set to ±6.144 V, ±4.096 V, ±2.048 V, ±1.024 V, ±0.512 V, or ±0.256 V.

Table 1 shows the FSR together with the corresponding LSB size. Calculate the LSB size from the full-scale voltage by the formula shown in Equation 2. However, make sure that the analog input voltage never exceeds the analog input voltage range limit given in the *Electrical Characteristics*. If VDD greater than 4 V is used, the ± 6.144 -V full-scale range allows input voltages to extend up to the supply. Note though that in this case, or whenever the supply voltage is less than the full-scale range (for example, VDD = 3.3 V and full-scale range = ± 4.096 V), a full-scale ADC output code cannot be obtained. This inability means that some dynamic range is lost.

$$LSB = FSR / 2^{12}$$
 (2)

FSR LSB SIZE

±6.144 V⁽¹⁾ 3 mV

±4.096 V⁽¹⁾ 2 mV

±2.048 V 1 mV

±1.024 V 0.5 mV

±0.512 V 0.25 mV

Table 1. Full-Scale Range and Corresponding LSB Size

8.3.4 Voltage Reference

The ADS1018-Q1 has an integrated voltage reference. An external reference cannot be used with this device. Errors associated with the initial voltage reference accuracy and the reference drift with temperature are included in the gain error and gain drift specifications in the *Electrical Characteristics*.

8.3.5 Oscillator

The ADS1018-Q1 has an integrated oscillator running at 1 MHz. No external clock is required to operate the device. Note that the internal oscillator drifts over temperature and time. The output data rate scales proportionally with the oscillator frequency.

This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.



8.3.6 Temperature Sensor

The ADS1018-Q1 offers an integrated precision temperature sensor. To enable the temperature sensor mode, set bit TS_MODE = 1 in the Config register. Temperature data are represented as a 12-bit result that is left-justified within the 16-bit conversion result. Data are output starting with the most significant byte (MSB). When reading the two data bytes, the first 12 bits are used to indicate the temperature measurement result. One 12-bit LSB equals 0.125°C. Negative numbers are represented in binary twos complement format, as shown in Table 2.

DIGITAL OUTPUT (BINARY) TEMPERATURE (°C) HEX 128 0 100 0000 0000 400 127.875 0 011 1111 1111 3FF 100 0 011 0010 0000 320 80 0 010 1000 0000 280 75 0 010 0101 1000 258 50 0 001 1001 0000 190 25 0 000 1100 1000 0C8 0 000 0000 0010 0.25 002 0 000 0000 0000 000 0 -0.25**FFE** 1 111 1111 1110 -25 1 111 0011 1000 F38 -40 1 110 1100 0000 EC0

Table 2. 12-Bit Temperature Data Format

8.3.6.1 Converting from Temperature to Digital Codes

For positive temperatures:

Twos complement is not performed on positive numbers. Therefore, simply convert the number to binary code in a 12-bit, left justified format with the MSB = 0 to denote the positive sign.

Example: 50° C / $(0.125^{\circ}$ C/count) = 400 = 190h = $0001 \ 1001 \ 0000$

For negative temperatures:

Generate the twos complement of a negative number by complementing the absolute binary number and adding 1. Then, denote the negative sign with the MSB = 1.

Example: $|-25^{\circ}C|$ / (0.125/count) = 200 = 0C8h = 0000 1100 1000 Twos complement format: 1111 0011 01111 + 1 = 1111 0011 1000

8.3.6.2 Converting from Digital Codes to Temperature

To convert from digital codes to temperature, first check whether the MSB is a 0 or a 1. If the MSB is a 0, simply multiply the decimal code by 0.125° C to obtain the result. If the MSB = 1, subtract 1 from the result and complement all of the bits. Then, multiply the result by -0.125° C.

Example: The device reads back 258h: 258h has an MSB = 0.

 $258h \times 0.125$ °C = 600×0.125 °C = +75°C

Example: The device reads back F38h: F38h has an MSB = 1.

Subtract 1 and complement the result: F38h \rightarrow C8h C8h \times (-0.125°C) = 200 \times (-0.125°C) = -25°C

Copyright © 2015–2020, Texas Instruments Incorporated



8.4 Device Functional Modes

8.4.1 Reset and Power-Up

When the ADS1018-Q1 powers up, the device resets. As part of the reset process, the ADS1018-Q1 sets all bits in the Config register to the respective default settings. By default, the ADS1018-Q1 enters a power-down state at start-up. The device interface and digital blocks are active, but no data conversions are performed. The initial power-down state of the ADS1018-Q1 relieves systems with tight power-supply requirements from encountering a surge during power-up.

8.4.2 Operating Modes

The ADS1018-Q1 operates in one of two modes: continuous-conversion or single-shot. The MODE bit in the Config register selects the respective operating mode.

8.4.2.1 Single-Shot Mode and Power-Down

When the MODE bit in the Config register is set to 1, the ADS1018-Q1 enters a power-down state, and operates in single-shot mode. This power-down state is the default state for the ADS1018-Q1 when power is first applied. Although powered down, the device still responds to commands. The ADS1018-Q1 remains in this power-down state until a 1 is written to the single-shot (SS) bit in the Config register. When the SS bit is asserted, the device powers up, resets the SS bit to 0, and starts a single conversion. When conversion data are ready for retrieval, the device powers down again. Writing a 1 to the SS bit while a conversion is ongoing has no effect. To switch to continuous-conversion mode, write a 0 to the MODE bit in the Config register.

8.4.2.2 Continuous-Conversion Mode

In continuous-conversion mode (MODE bit set to 0), the ADS1018-Q1 continuously performs conversions. When a conversion completes, the ADS1018-Q1 places the result in the Conversion register and immediately begins another conversion. To switch to single-shot mode, write a 1 to the MODE bit in the Config register, or reset the device.

8.4.3 Duty Cycling for Low Power

The noise performance of a $\Delta\Sigma$ ADC generally improves when lowering the output data rate because more samples of the internal modulator are averaged to yield one conversion result. In applications where power consumption is critical, the improved noise performance at low data rates may not be required. For these applications, the ADS1018-Q1 supports duty cycling that can yield significant power savings by periodically requesting high data-rate readings at an effectively lower data rate.

For example, an ADS1018-Q1 in power-down state with a data rate set to 3300 SPS can be operated by a microcontroller that instructs a single-shot conversion every 7.8 ms (128 SPS). A conversion at 3300 SPS only requires approximately 0.3 ms; therefore, the ADS1018-Q1 enters power-down state for the remaining 7.5 ms. In this configuration, the ADS1018-Q1 consumes approximately 1/25th the power that is otherwise consumed in continuous-conversion mode. The duty cycling rate is completely arbitrary and is defined by the master controller. The ADS1018-Q1 offers lower data rates that do not implement duty cycling and also offers improved noise performance, if required.



8.5 Programming

8.5.1 Serial Interface

The SPI-compatible serial interface consists of either four signals (\overline{CS} , SCLK, DIN, and DOUT/ \overline{DRDY}), or three signals (SCLK, DIN, and DOUT/ \overline{DRDY}), with \overline{CS} tied low). The interface is used to read conversion data, read from and write to registers, and control device operation.

8.5.2 Chip Select (CS)

The chip select pin ($\overline{\text{CS}}$) selects the ADS1018-Q1 for SPI communication. This feature is useful when multiple devices share the same serial bus. Keep $\overline{\text{CS}}$ low for the duration of the serial communication. When $\overline{\text{CS}}$ is taken high, the serial interface is reset, SCLK is ignored, and DOUT/DRDY enters a high-impedance state. In this state, DOUT/DRDY cannot provide data-ready indication. In situations where multiple devices are present and DOUT/DRDY must be monitored, lower $\overline{\text{CS}}$ periodically. At this point, the DOUT/DRDY pin either immediately goes high to indicate that no new data are available, or immediately goes low to indicate that new data are present in the Conversion register and are available for transfer. New data can be transferred at any time without concern of data corruption. When a transmission starts, the current result is locked into the output shift register and does not change until the communication completes. This system avoids any possibility of data corruption.

8.5.3 Serial Clock (SCLK)


The serial clock pin (SCLK) features a Schmitt-triggered input and is used to clock data on the DIN and DOUT/DRDY pins into and out of the ADS1018-Q1. Even though the input has hysteresis, keep SCLK as clean as possible to prevent glitches from accidentally shifting the data. To reset the serial interface, hold SCLK low for 30.8 ms, and the next SCLK pulse starts a new communication cycle. Use this time-out feature to recover communication when a serial interface transmission is interrupted. When the serial interface is idle, hold SCLK low.

8.5.4 Data Input (DIN)

The data input pin (DIN) is used along with SCLK to send data to the ADS1018-Q1. The device latches data on DIN at the SCLK falling edge. The ADS1018-Q1 never drives the DIN pin.

8.5.5 Data Output and Data Ready (DOUT/DRDY)

The data output and data ready pin (DOUT/DRDY) is used with SCLK to read conversion and register data from the ADS1018-Q1. Data on DOUT/DRDY are shifted out on the SCLK rising edge. DOUT/DRDY is also used to indicate that a conversion is complete and new data are available. This pin transitions low when new data are ready for retrieval. DOUT/DRDY is also able to trigger a microcontroller to start reading data from the ADS1018-Q1. In continuous-conversion mode, DOUT/DRDY transitions high again 8 µs before the next data ready signal (DOUT/DRDY low) if no data are retrieved from the device. This transition is shown in Figure 11. Complete the data transfer before DOUT/DRDY returns high.



(1) $\overline{\text{CS}}$ can be held low if the ADS1018-Q1 does not share the serial bus with another device. If $\overline{\text{CS}}$ is low, DOUT/ $\overline{\text{DRDY}}$ asserts low indicating new data are available.

Figure 11. DOUT/DRDY Behavior Without Data Retrieval in Continuous-Conversion Mode

When $\overline{\text{CS}}$ is high, $\overline{\text{DOUT}/\text{DRDY}}$ is configured by default with a weak internal pullup resistor. This feature reduces the risk of DOUT/DRDY floating near midsupply and causing leakage current in the master device. To disable this pullup resistor and place the device into a high-impedance state, set the PULL_UP_EN bit to 0 in the Config register.

Copyright © 2015–2020, Texas Instruments Incorporated



Programming (continued)

8.5.6 Data Format

The ADS1018-Q1 provides 12 bits of data in binary twos complement format that is left justified within the 16-bit data word. A positive full-scale (+FS) input produces an output code of 7FF0h and a negative full-scale (-FS) input produces an output code of 8000h. The output clips at these codes for signals that exceed full-scale. Table 3 summarizes the ideal output codes for different input signals. Figure 12 shows code transitions versus input voltage.

Table 3. Input Signal versus Ideal Output Code

INPUT SIGNAL, V _{IN} (AIN _P – AIN _N)	IDEAL OUTPUT CODE ⁽¹⁾
≥ +FS (2 ¹¹ – 1) / 2 ¹¹	7FF0h
+FS / 2 ¹¹	0010h
0	0
-FS / 2 ¹¹	FFF0h
≤ –FS	8000h

(1) Excludes the effects of noise, INL, offset, and gain errors.




Figure 12. Code Transition Diagram

8.5.7 Data Retrieval

Data is written to and read from the ADS1018-Q1 in the same manner for both single-shot and continuous conversion modes, without having to issue any commands. The operating mode for the ADS1018-Q1 is selected by the MODE bit in the Config register.

Set the MODE bit to 0 to put the device in continuous-conversion mode. In continuous-conversion mode, the device is constantly starting new conversions even when $\overline{\text{CS}}$ is high.

Set the MODE bit to 1 for single-shot mode. In single-shot mode, a new conversion only starts by writing a 1 to the SS bit.

The conversion data are always buffered, and retain the current data until replaced by new conversion data. Therefore, data can be read at any time without concern of data corruption. When DOUT/DRDY asserts low, indicating that new conversion data are ready, the conversion data are read by shifting the data out on DOUT/DRDY. The MSB of the data (bit 15) on DOUT/DRDY is clocked out on the first SCLK rising edge. At the same time that the conversion result is clocked out of DOUT/DRDY, new Config register data are latched on DIN on the SCLK falling edge.

The ADS1018-Q1 also offers the possibility of direct readback of the Config register settings in the same data transmission cycle. One complete data transmission cycle consists of either 32 bits (when the Config register data readback is used) or 16 bits (only used when the CS line can be controlled and is not permanently tied low).

Submit Documentation Feedback

Copyright © 2015–2020, Texas Instruments Incorporated




8.5.7.1 32-Bit Data Transmission Cycle

The data in a 32-bit data transmission cycle consist of four bytes: two bytes for the conversion result, and an additional two bytes for the Config register readback. The device always reads the MSB first.


Write the same Config register setting twice during one transmission cycle as shown in Figure 13. If convenient, write the Config register setting once during the first half of the transmission cycle, and then hold the DIN pin either low (as shown in Figure 14) or high during the second half of the cycle. If no update to the Config register is required, hold the DIN pin either low or high during the entire transmission cycle. The Config register setting written in the first two bytes of a 32-bit transmission cycle is read back in the last two bytes of the same cycle.

A continuous SCLK can be used for the entire 32-bit data transfer as long as the SCLK frequency is less than 1 MHz. If an SCLK frequency greater than 1 MHz is used, add a delay between the transmission of the first 16 bits and the second 16 bits to allow for complete decoding of the Config register write prior to the readback of the Config register. Choose the delay such that the time between the SCLK rising edge of the first bit and the SCLK rising edge of the 17th bit is greater than 16 µs.



(1) $\overline{\text{CS}}$ can be held low if the ADS1018-Q1 does not share the serial bus with another device. If $\overline{\text{CS}}$ is low, DOUT/ $\overline{\text{DRDY}}$ asserts low indicating new data are available.

Figure 13. 32-Bit Data Transmission Cycle With Config Register Readback



(1) $\overline{\text{CS}}$ can be held low if the ADS1018-Q1 does not share the serial bus with another device. If $\overline{\text{CS}}$ is low, DOUT/ $\overline{\text{DRDY}}$ asserts low indicating new data are available.

Figure 14. 32-Bit Data Transmission Cycle: DIN Held Low

8.5.7.2 16-Bit Data Transmission Cycle

If Config register data are not required to be read back, the ADS1018-Q1 conversion data can be clocked out in a short 16-bit data transmission cycle, as shown in Figure 15. Take \overline{CS} high after the 16th SCLK cycle to reset the SPI interface. The next time \overline{CS} is taken low, data transmission starts with the currently buffered conversion result on the first SCLK rising edge. If DOUT/ \overline{DRDY} is low when data retrieval starts, the conversion buffer is already updated with a new result. Otherwise, if DOUT/ \overline{DRDY} is high, the same result from the previous data transmission cycle is read.



Figure 15. 16-Bit Data Transmission Cycle



8.6 Register Maps

The ADS1018-Q1 has two registers that are accessible through the SPI. The Conversion register contains the result of the last conversion. The Config register allows the user to change the ADS1018-Q1 operating modes and query the status of the devices.

8.6.1 Conversion Register [reset = 0000h]

The 16-bit Conversion register contains the result of the last conversion in binary twos complement format. Following power up, the Conversion register is cleared to 0, and remains 0 until the first conversion is complete. The register format is shown in Figure 16.

Figure 16. Conversion Register

15	14	13	12	11	10	9	8			
D11	D10	D9	D8	D7	D6	D5	D4			
R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h	R-0h			
7	6	5	4	3	2	1	0			
D3	D2	D1	D0	Reserved						
R-0h	R-0h	R-0h	R-0h	R-0h						

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 4. Conversion Register Field Descriptions

	Bit	Field	Туре	Reset	Description
	15:4	15:4 D[11:0] R 000h			12-bit conversion result
Ī	3:0	Reserved	R	0h	Always reads back 0h

8.6.2 Config Register [reset = 058Bh]

The 16-bit Config register can be used to control the ADS1018-Q1 operating mode, input selection, data rate, full-scale range, and temperature sensor mode. The register format is shown in Figure 17.

Figure 17. Config Register

15	14	13	12	11	10	9	8
SS		MUX[2:0]			PGA[2:0]		MODE
R/W-0h		R/W-0h			R/W-2h		R/W-1h
7	6	5	4	3	2	1	0
	DR[2:0]		TS_MODE	PULL_UP_EN	NOP	[1:0]	Reserved
	R/W-4h		R/W-0h	R/W-1h	R/W	-1h	R-1h

LEGEND: R/W = Read/Write; R = Read only; -n = value after reset

Table 5. Config Register Field Descriptions

Bit	Field	Туре	Reset	Description
				Single-shot conversion start This bit is used to start a single conversion. SS can only be written when in power-down state and has no effect when a conversion is ongoing.
15	SS	R/W	Oh	When writing: 0 = No effect 1 = Start a single conversion (when in power-down state) Always reads back as 0 (default).

Product Folder Links: ADS1018-Q1



Table 5. Config Register Field Descriptions (continued)

Bit	Field	Туре	Reset	Description				
				Input multiplexer configuration These bits configure the input multiplexer.				
14:12	MUX[2:0]	R/W	Oh	$\begin{array}{l} 000 = \text{AIN}_{\text{P}} \text{ is AIN0 and AIN}_{\text{N}} \text{ is AIN1 (default)} \\ 001 = \text{AIN}_{\text{P}} \text{ is AIN0 and AIN}_{\text{N}} \text{ is AIN3} \\ 010 = \text{AIN}_{\text{P}} \text{ is AIN1 and AIN}_{\text{N}} \text{ is AIN3} \\ 011 = \text{AIN}_{\text{P}} \text{ is AIN2 and AIN}_{\text{N}} \text{ is AIN3} \\ 100 = \text{AIN}_{\text{P}} \text{ is AIN0 and AIN}_{\text{N}} \text{ is GND} \\ 101 = \text{AIN}_{\text{P}} \text{ is AIN1 and AIN}_{\text{N}} \text{ is GND} \\ 110 = \text{AIN}_{\text{P}} \text{ is AIN2 and AIN}_{\text{N}} \text{ is GND} \\ 111 = \text{AIN}_{\text{P}} \text{ is AIN3 and AIN}_{\text{N}} \text{ is GND} \\ \end{array}$				
11:9	PGA[2:0]	R/W	2h	Programmable gain amplifier configuration These bits configure the programmable gain amplifier. $000 = FSR \text{ is } \pm 6.144 \text{ V}^{(1)}$ $001 = FSR \text{ is } \pm 4.096 \text{ V}^{(1)}$ $010 = FSR \text{ is } \pm 2.048 \text{ V} \text{ (default)}$ $011 = FSR \text{ is } \pm 1.024 \text{ V}$ $100 = FSR \text{ is } \pm 0.512 \text{ V}$ $101 = FSR \text{ is } \pm 0.256 \text{ V}$ $111 = FSR \text{ is } \pm 0.256 \text{ V}$ $111 = FSR \text{ is } \pm 0.256 \text{ V}$				
8	MODE	R/W	1h	Device operating mode This bit controls the ADS1018-Q1 operating mode. 0 = Continuous-conversion mode 1 = Power-down and single-shot mode (default)				
7:5	DR[2:0]	R/W	4h	Data rate These bits control the data-rate setting. 000 = 128 SPS 001 = 250 SPS 010 = 490 SPS 011 = 920 SPS 100 = 1600 SPS (default) 101 = 2400 SPS 110 = 3300 SPS 111 = Not Used				
4	TS_MODE	R/W	Oh	Temperature sensor mode This bit configures the ADC to convert temperature or input signals. 0 = ADC mode (default) 1 = Temperature sensor mode				
3	PULL_UP_EN	R/W	1h	Pullup enable This bit enables a weak internal pullup resistor on the DOUT/DRDY pin only when CS is high. When enabled, an internal 400-kΩ resistor connects the bus line to supply. When disabled, the DOUT/DRDY pin floats. 0 = Pullup resistor disabled on DOUT/DRDY pin 1 = Pullup resistor enabled on DOUT/DRDY pin (default)				
2:1	NOP[1:0]	R/W	1h	No operation The NOP[1:0] bits control whether data are written to the Config register or not. For data to be written to the Config register, the NOP[1:0] bits must be 01. Any other value results in a NOP command. DIN can be held high or low during SCLK pulses without data being written to the Config register. 00 = Invalid data; do not update the contents of the Config register 01 = Valid data; update the Config register (default) 10 = Invalid data; do not update the contents of the Config register 11 = Invalid data; do not update the contents of the Config register				
0	Reserved	R	1h	Reserved Writing either 0 or 1 to this bit has no effect. Always reads back 1.				

⁽¹⁾ This parameter expresses the full-scale range of the ADC scaling. Do not apply more than VDD + 0.3 V to this device.

Copyright © 2015–2020, Texas Instruments Incorporated



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The ADS1018-Q1 is a precision, 12-bit $\Delta\Sigma$ ADC that offers many integrated features to ease the measurement of the most common sensor types including various type of temperature and bridge sensors. The following sections give example circuits and suggestions for using the ADS1018-Q1 in various situations.

9.1.1 Serial Interface Connections

The principle serial interface connections for the ADS1018-Q1 are shown in Figure 18.




Figure 18. Typical Connections

Most microcontroller SPI peripherals operate with the ADS1018-Q1. The interface operates in SPI mode 1 where CPOL = 0 and CPHA = 1, SCLK idles low, and data are launched or changed only on SCLK rising edges; data are latched or read by the master and slave on SCLK falling edges. Details of the SPI communication protocol employed by the ADS1018-Q1 can be found in the *Timing Requirements: Serial Interface* section.

It is a good practice to place $50-\Omega$ resistors in the series path to each of the digital pins to provide some short-circuit protection. Take care to still meet all SPI timing requirements because these additional series resistors along with the bus parasitic capacitances present on the digital signal lines slews the signals.

The fully-differential input of the ADS1018-Q1 is ideal for connecting to differential sources (such as thermocouples and thermistors) with a moderately low source impedance. Although the ADS1018-Q1 can read fully-differential signals, the device cannot accept negative voltages on either of its inputs because of ESD protection diodes on each pin. When an input exceeds supply or drops below ground, these diodes turn on to prevent any ESD damage to the device.




9.1.2 GPIO Ports for Communication


Most microcontrollers have programmable input/output (I/O) pins that can be set in software to act as inputs or outputs. If an SPI controller is not available, the ADS1018-Q1 can be connected to GPIO pins and the SPI bus protocol can be simulated. Using GPIO pins to generate the SPI interface requires only that the pins be configured as push or pull inputs or outputs. Furthermore, if the SCLK line is held low for more than 30.8 ms, communication times out. This condition means that the GPIO ports must be capable of providing SCLK pulses with no more than 30.8 ms between pulses.

9.1.3 Analog Input Filtering

Analog input filtering serves two purposes: first, to limit the effect of aliasing during the sampling process and second, to reduce external noise from being a part of the measurement.

As with any sampled system, aliasing can occur if proper antialias filtering is not in place. Aliasing occurs when frequency components are present in the input signal that are higher than half the sampling frequency of the ADC (also known as the *Nyquist frequency*). These frequency components fold back and show up in the actual frequency band of interest below half the sampling frequency. The filter response of the digital filter repeats at multiples of the sampling frequency, also known as modulator frequency $f_{(MOD)}$, as shown in Figure 19. Signals or noise up to a frequency where the filter response repeats are attenuated to a certain amount by the digital filter depending on the filter architecture. Any frequency components present in the input signal around the modulator frequency or multiples thereof are not attenuated and alias back into the band of interest, unless attenuated by an external analog filter.








Figure 19. Effect of Aliasing

3... **3**... **3**...




Many sensor signals are inherently band-limited; for example, the output of a thermocouple has a limited rate of change. In this case the sensor signal does not alias back into the pass-band when using a $\Delta\Sigma$ ADC. However, any noise pickup along the sensor wiring or the application circuitry can potentially alias into the pass band. Power line-cycle frequency and harmonics are one common noise source. External noise can also be generated from electromagnetic interference (EMI) or radio frequency interference (RFI) sources, such as nearby motors and cellular phones. Another noise source typically exists on the printed-circuit-board (PCB) itself in the form of clocks and other digital signals. Analog input filtering helps remove unwanted signals from affecting the measurement result.

A first-order, resistor-capacitor (RC) filter is, in most cases, sufficient to either totally eliminate aliasing, or to reduce the effect of aliasing to a level within the noise floor of the sensor. Ideally, any signal beyond $f_{(MOD)}$ / 2 is attenuated to a level below the noise floor of the ADC. The digital filter of the ADS1018-Q1 attenuates signals to a certain degree. In addition, noise components are usually smaller in magnitude than the actual sensor signal. Therefore, using a first-order RC filter with a cutoff frequency set at the output data rate or ten times higher is generally a good starting point for a system design.

9.1.4 Single-Ended Inputs

Although the ADS1018-Q1 has two differential inputs, the device can measure four single-ended signals. Figure 20 shows a single-ended connection scheme. The ADS1018-Q1 is configured for single-ended measurement by configuring the mux to measure each channel with respect to ground. Data are then read out of one input based on the selection in the Config register. The single-ended signal can range from 0 V up to positive supply or +FS, whichever is lower. Negative voltages cannot be applied to this circuit because the ADS1018-Q1 can only accept positive voltages with respect to ground. The ADS1018-Q1 does not lose linearity within the input range.

The ADS1018-Q1 offers a differential input voltage range of ±FS. The single-ended circuit shown in Figure 20, however, only uses the positive half of the ADS1018-Q1 FS input voltage range because differentially negative inputs are not produced. Because only half of the FS range is used, one bit of resolution is lost. For optimal noise performance, use differential configurations whenever possible. Differential configurations maximize the dynamic range of the ADC and provide strong attenuation of common-mode noise.



NOTE: Digital pin connections omitted for clarity.

Figure 20. Measuring Single-Ended Inputs


The ADS1018-Q1 also allows AIN3 to serve as a common point for measurements by adjusting the mux configuration. AIN0, AIN1, and AIN2 can all be measured with respect to AIN3. In this configuration, the ADS1018-Q1 operates with inputs where AIN3 serves as the common point. This ability improves the usable range over the single-ended configuration because negative differential voltages are allowed when GND $< V_{(AIN3)} < VDD$; however, common-mode noise attenuation is not offered.

Product Folder Links: ADS1018-Q1



9.1.5 Connecting Multiple Devices

When connecting multiple ADS1018-Q1 devices to a single SPI bus, SCLK, DIN, and DOUT/DRDY can be safely shared by using a dedicated chip-select (CS) for each SPI-enabled device. By default, when CS goes high for the ADS1018-Q1, DOUT/DRDY is pulled up to VDD by a weak pullup resistor. This feature prevents DOUT/DRDY from floating near midrail and causing excess current leakage on a microcontroller input. If the PULL_UP_EN bit in the Config register is set to 0, the DOUT/DRDY pin enters a 3-state mode when CS transitions high. The ADS1018-Q1 cannot issue a data-ready pulse on DOUT/DRDY when CS is high. To evaluate when a new conversion is ready from the ADS1018-Q1 when using multiple devices, the master can periodically drop \overline{CS} to the ADS1018-Q1. When \overline{CS} goes low, the DOUT/DRDY pin immediately drives either high or low. If the DOUT/DRDY line drives low on a low CS, new data are currently available for clocking out at any time. If the DOUT/DRDY line drives high, no new data are available and the ADS1018-Q1 returns the last read conversion result. Valid data can be retrieved from the ADS1018-Q1 at anytime without concern of data corruption. If a new conversion becomes available during data transmission, that conversion is not available for readback until a new SPI transmission is initiated.



NOTE: Power and input connections omitted for clarity.

Figure 21. Connecting Multiple ADS1018-Q1s

Copyright © 2015-2020, Texas Instruments Incorporated



9.1.6 Pseudo Code Example

The flow chart in Figure 22 shows a pseudo-code sequence with the required steps to set up communication between the device and a microcontroller to take subsequent readings from the ADS1018-Q1. As an example, the default Config register settings are changed to set up the device for FSR = ± 0.512 V, continuous-conversion mode, and a 920-SPS data rate.




Figure 22. Pseudo-Code Example Flowchart



9.2 Typical Application

Figure 23 shows the basic connections for an independent, two-channel thermocouple measurement system when using the internal high-precision temperature sensor for cold-junction compensation. Apart from the thermocouples, the only external circuitry required are biasing resistors; first-order, low-pass, antialiasing filters; and a power-supply decoupling capacitor.




Figure 23. Two-Channel Thermocouple Measurement System

9.2.1 Design Requirements

Table 6 shows the design parameters for this application.

•				
VALUE				
3.3 V				
±0.256 V				
≥ 100 readings per second				
К				
−200°C to +1250°C				
±2.7°C				

Table 6. Design Parameters

(1) With offset calibration, and no gain calibration. Measurement does not account for thermocouple inaccuracy.

9.2.2 Detailed Design Procedure

The biasing resistors (R_{PU} and R_{PD}) serve two purposes. The first purpose is to set the common-mode voltage of the thermocouple to within the specified voltage range of the device. The second purpose is to offer a weak pullup and pulldown to detect an open thermocouple lead. When one of the thermocouple leads fails open, the positive input is pulled to VDD and the negative input is pulled to GND. The ADC consequently reads a full-scale value that is outside the normal measurement range of the thermocouple voltage to indicate this failure condition. When choosing the values of the biasing resistors, take care so that the biasing current does not degrade measurement accuracy. The biasing current flows through the thermocouple and can cause self-heating and additional voltage drops across the thermocouple leads. Typical values for the biasing resistors range from 1 $M\Omega$ to 50 $M\Omega$.



Although the device digital filter attenuates high-frequency components of noise, provide a first-order, passive RC filter at the inputs to further improve performance. The differential RC filter formed by R_{DIFFA} , R_{DIFFB} , and the differential capacitor C_{DIFF} offers a cutoff frequency that is calculated using Equation 3. While the digital filter of the ADS1018-Q1 strongly attenuates high-frequency components of noise, provide a first-order, passive RC filter to further suppress high-frequency noise and avoid aliasing. Care must be taken when choosing the filter resistor values because the input currents flowing into and out of the device cause a voltage drop across the resistors. This voltage drop shows up as an additional offset error at the ADC inputs. Limit the filter resistor values to below 1 k Ω for best performance.

$$f_{C} = 1 / [2\pi \cdot (R_{DIFFA} + R_{DIFFB}) \cdot C_{DIFF}]$$
(3)

Two common-mode filter capacitors (C_{CMA} and C_{CMB}) are also added to offer attenuation of high-frequency, common-mode noise components. Differential capacitor C_{DIFF} must be at least an order of magnitude (10x) larger than these common-mode capacitors because mismatches in the common-mode capacitors can convert common-mode noise into differential noise.

The highest measurement resolution is achieved when the largest potential input signal is slightly lower than the FSR of the ADC. From the design requirement, the maximum thermocouple voltage (V_{TC}) occurs at a thermocouple temperature (T_{TC}) of 1250°C. At this temperature, $V_{TC} = 50.644$ mV, as defined in the tables published by the National Institute of Standards and Technology (NIST) using a cold-junction temperature (T_{CJ}) of 0°C. A thermocouple produces an output voltage that is proportional to the temperature difference between the thermocouple tip and the cold junction. If the cold junction is at a temperature below 0°C, the thermocouple produces a voltage larger than 50.644 mV. The isothermal block area is constrained by the operating temperature range of the device. Therefore, the isothermal block temperature is limited to -40°C. A K-type thermocouple at $T_{TC} = 1250$ °C produces an output voltage of $V_{TC} = 50.644$ mV - (-1.527 mV) = 52.171 mV when referenced to a cold-junction temperature of $T_{CJ} = -40$ °C. The device offers a full-scale range of ± 0.256 V and that is what is used in this application example.

The device integrates a high-precision temperature sensor that can be used to measure the temperature of the cold junction. The temperature sensor mode is enabled by setting bit TS_MODE = 1 in the Config register. The accuracy of the overall temperature sensor depends on how accurately the ADS1018-Q1 can measure the cold junction, and hence, careful component placement and PCB layout considerations must be employed for designing an accurate thermocouple system. The ADS1118 evaluation module provides a good starting point and offers an example to achieve good cold-junction compensation performance. The ADS1118 evaluation module uses the same schematic as shown in Figure 23, except with only one thermocouple channel connected. Refer to the *Precision Thermocouple Measurement With the ADS1118* application note for details on how to optimize your component placement and layout to achieve good cold-junction compensation performance.

The calculation procedure to achieve cold-junction compensation can be done in several ways. A typical way is to interleave readings between the thermocouple inputs and the temperature sensor. That is, acquire one on-chip temperature result, T_{CJ} , for every thermocouple ADC voltage measured, V_{TC} . To account for the cold junction, first convert the temperature sensor reading within the ADS1018-Q1 to a voltage (V_{CJ}) that is proportional to the thermocouple currently being used. This process is generally accomplished by performing a reverse lookup on the table used for the thermocouple voltage-to-temperature conversion. Adding these two voltages yields the thermocouple-compensated voltage (V_{Actual}), where $V_{Actual} = V_{CJ} + V_{TC}$. V_{Actual} is then converted to a temperature (T_{Actual}) using the same NIST lookup table. A block diagram showing this process is given in Figure 24. Refer to the *Precision Thermocouple Measurement With the ADS1118* application note for a detailed explanation of this method.







Figure 24. Software-Flow Block Diagram

Figure 25 and Figure 26 show the expected measurement results. A system offset calibration is performed at $T_{TC} = 25^{\circ}C$ that equates to $V_{TC} = 0$ V when $T_{CJ} = 25^{\circ}C$. The dashed blue lines in Figure 25 show the maximum error guard band due to ADC gain and nonlinearity error. The dashed blue lines in Figure 26 show the corresponding temperature measurement error guard band calculated from the data in Figure 25 using the NIST tables. The dashed red lines in Figure 26 include the guard band for the temperature sensor inaccuracy ($\pm 1^{\circ}C$), in addition to the device gain and nonlinearity error. Note that the results in Figure 25 and Figure 26 do not account for the thermocouple inaccuracy that must also be considered while designing a thermocouple measurement system.

9.2.3 Application Curves





10 Power Supply Recommendations

The device requires a single power supply, VDD, to power both the analog and digital circuitry of the device.

10.1 Power-Supply Sequencing

Wait approximately 50 µs after VDD is stabilized before communicating with the device to allow the power-up reset process to complete.

10.2 Power-Supply Decoupling

Good power-supply decoupling is important to achieve optimum performance. VDD must be decoupled with at least a $0.1-\mu F$ capacitor, as shown in Figure 27. The $0.1-\mu F$ bypass capacitor supplies the momentary bursts of extra current required from the supply when the ADS1018-Q1 is converting. Place the bypass capacitor as close to the power-supply pin of the device as possible using low-impedance connections. For best performance, use multilayer ceramic chip capacitors (MLCCs) that offer low equivalent series resistance (ESR) and inductance (ESL) characteristics for power-supply decoupling purposes. For very sensitive systems, or for systems in harsh noise environments, avoiding the use of vias for connecting the capacitors to the device pins may offer superior noise immunity. The use of multiple vias in parallel lowers the overall inductance and is beneficial for connections to ground planes.




Figure 27. Power Supply Decoupling



11 Layout

11.1 Layout Guidelines

Use best design practices when laying out a printed-circuit-board (PCB) for both analog and digital components. This recommendation generally means that the layout separates analog components [such as ADCs, amplifiers, references, digital-to-analog converters (DACs), and analog muxes] from digital components [such as microcontrollers, complex programmable logic devices (CPLDs), field-programmable gate arrays (FPGAs), radio frequency (RF) transceivers, universal serial bus (USB) transceivers, and switching regulators]. An example of good component placement is shown in Figure 28. Although Figure 28 provides a good example of component placement, the best placement for each application is unique to the geometries, components, and PCB fabrication capabilities employed. That is, there is no single layout that is perfect for every design and careful consideration must always be used when designing with any analog component.




Figure 28. System Component Placement

The use of split analog and digital ground planes is not necessary for improved noise performance (although for thermal isolation this option is a worthwhile consideration). However, the use of a solid ground plane or ground fill in PCB areas with no components is essential for optimum performance. If the system being used employs a split digital and analog ground plane, TI generally recommends that the ground planes be connected together as close to the device as possible. A two-layer board is possible using common grounds for both analog and digital grounds. Additional layers can be added to simplify PCB trace routing. Ground fill may also reduce EMI and RFI issues.

For best system performance, keep digital components, especially RF portions, as far as practically possible from analog circuitry in a given system. Additionally, minimize the distance that digital control traces run through analog areas and avoid placing these traces near sensitive analog components. Digital return currents usually flow through a ground path that is as close to the digital path as possible. If a solid ground connection to a plane is not available, these currents may find paths back to the source that interfere with analog performance. The implications that layout has on the temperature-sensing functions are much more significant than for ADC functions.

Bypass supply pins to ground with a low-ESR ceramic capacitor. The optimum placement of the bypass capacitors is as close as possible to the supply pins. The ground-side connections of the bypass capacitors must be low-impedance connections for optimum performance. The supply current flows through the bypass capacitor terminal first and then to the supply pin to make the bypassing most effective.

Analog inputs with differential connections must have a capacitor placed differentially across the inputs. Use high-quality differential capacitors. The best ceramic-chip capacitors are C0G (NPO), with stable properties and low-noise characteristics. Thermally isolate a copper region around the thermocouple input connections to create a thermally-stable cold junction. Obtaining acceptable performance with alternate layout schemes is possible as long as the above guidelines are followed.

Product Folder Links: ADS1018-Q1

Incorporated Submit Documentation Feedback



11.2 Layout Example




Figure 29. VSSOP Package



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 Related Documentation

- Texas Instruments, Precision Thermocouple Measurement with the ADS1118 application report
- Texas Instruments, ADS1118EVM User Guide and Software Tutorial user guide
- Texas Instruments, 430BOOST-ADS1118 Booster Pack user guide
- Texas Instruments, ADS1118 Boosterpack guick start guide
- Texas Instruments, A Glossary of Analog-to-Digital Specifications and Performance Characteristics application report

12.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.3 Community Resources

TI E2ETM support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.4 Trademarks

E2E is a trademark of Texas Instruments.

SPI is a trademark of Motorola.

All other trademarks are the property of their respective owners.

12.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2015–2020, Texas Instruments Incorporated

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
ADS1018QDGSRQ1	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZFOV
ADS1018QDGSRQ1.A	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZFOV
ADS1018QDGSRQ1.B	Active	Production	VSSOP (DGS) 10	2500 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	ZFOV

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF ADS1018-Q1:

Catalog: ADS1018

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:


 $_{\bullet}$ Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing			Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ADS1018QDGSRQ1	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 17-Jul-2020



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
ADS1018QDGSRQ1	VSSOP	DGS	10	2500	366.0	364.0	50.0	



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated