

Coding Schemes Used With Data Converters

Jason Albanus

ABSTRACT

With the recent proliferation of <u>analog-to-digital converters</u> (ADCs) and <u>digital-to-analog converters</u> (DACs), and the variety of digital coding schemes which they use, has come a need to understand these different coding schemes which converters use to talk to the "digital world". The purpose of this article is to describe the individual coding schemes used with ADCs and DACs manufactured by Texas Instruments, and explain their relationships.

Following this text is a list of abbreviations and definitions intended to clarify any questions regarding the nomenclature which has been used.

Throughout this guide, examples and tables given are for a 4-bit data converter. In unipolar and bipolar examples alike, the Full Scale Range (FSR) is 10V creating a V_{LSB} of 0.625V. For unipolar examples, minus full scale (–FS) is 0V and plus full scale (+FS) is 10V; for bipolar examples, –FS is –5V and +FS is +5V.

Contents

2 3
0
4
5
6
7
7
. 10
•

List of Figures

1	Digital Inversion of All Bits	8
2	Analog Signal Inversion	8
3	Inversion of the MSB	8
4	Inversion of All Bits Except the MSB	9

List of Tables

1	USB Coding Scheme	2
2	CSB Coding Scheme	3
3	BOB Coding Scheme	4
4	COB Coding Scheme	5
5	BTC Coding Scheme	6
6	CTC Coding Scheme	7

All trademarks are the property of their respective owners.



2

1 USB — Unipolar Straight Binary

The Unipolar Straight Binary coding is perhaps the simplest coding scheme to understand. As the name implies, it is a coding scheme which is used only for unipolar voltages.

When using USB coding, the digital count begins at all zeros (0000) at a V_{CODE} of 0V ($V_{t+} = 0V + 1/2V_{LSB}$ and there is no V_{t-}). As the digital code increments, the analog voltage increases one V_{LSB} at a time, and the digital count ends (1111) at the positive full scale value. Table 1 shows how the USB codes correspond to analog voltages for a 4-bit digital system.

Unipolar Straight Binary is the coding scheme used by the ADS7842.

MNEMONIC	DIGITAL CODE	V _{t-}	V _{CODE}	V _{t+}
Zero	0000		0.000	0.3125
+1 V _{LSB}	0001 0010 0011	0.3125 0.9375 1.5625	0.625 1.250 1.875	0.9375 1.5625 2.1875
1/4 FSR	0100	2.1875	2.500	2.8125
	0101 0110 0111	2.8125 3.4375 4.0625	3.125 3.750 4.375	3.4375 4.0625 4.6875
1/2 FSR	1000	4.6875	5.000	5.3125
	1011 1001 1010	5.3125 5.9375 6.5625	5.625 6.250 6.875	5.9375 6.5625 7.1875
3/4 FSR	1100	7.1875	7.500	7.8125
	1101 1110	7.8125 8.4375	8.125 8.750	8.4375 9.0625
+FS	1111	9.0625	9.375	

Table 1. USB Coding Scheme



2 CSB — Complementary Straight Binary

The Complementary Straight Binary coding scheme is the exact digital opposite (one's complement) of Unipolar Straight Binary. CSB coding, like its counterpart USB, is also restricted to unipolar systems.

When using CSB coding with a digital system, the digital count begins at all zeros (0000) at the positive full scale value. As the digital code increments, the analog voltage decreases one V_{LSB} at at time, until 0V is reached at a digital code of 1111. The relationship between CSB coding and its corresponding analog voltages can be seen in Table 2.

MNEMONIC	DIGITAL CODE	V _{t-}	V _{CODE}	V _{t+}
Zero	1111		0.000	0.3125
+1 V _{LSB}	1110 1101 1100	0.3125 0.9375 1.5625	0.625 1.250 1.875	0.9375 1.5625 2.1875
1/4 FSR	1011	2.1875	2.500	2.8125
	1010 1001 1000	2.8125 3.4375 4.0625	3.125 3.750 4.375	3.4375 4.0625 4.6875
1/2 FSR	0111	4.6875	5.000	5.3125
	0110 0101 0100	5.3125 5.9375 6.5625	5.625 6.250 6.875	5.9375 6.5625 7.1875
3/4 FSR	0011	7.1875	7.500	7.8125
	0010 0001	7.8125 8.4375	8.125 8.750	8.4375 9.0625
+FS	0000	9.0625	9.375	

Table 2. CSB Coding Scheme



3 BOB – Bipolar Offset Binary

Bipolar Offset Binary coding, as the name implies, is for use in bipolar systems (where the analog voltage can be positive and negative). This coding scheme is very similar to USB coding since, as the analog voltage increases, the digital count also increases.

BOB coding begins with digital zero (0000) at the negative full scale. By incrementing the digital count, the corresponding analog value will approach the positive full scale in $1V_{LSB}$ steps, passing through bipolar zero on the way. This "zero crossing" occurs at a digital code of 1000 (see Table 3). The digital count continues to increase proportionally to the analog input until the positive full scale is reached at a full digital count (1111) as shown by Table 3. With BOB coding, the MSB can be considered a sign indicator whereas a logic "0" indicates a negative analog value, and a logic "1" indicates an analog value greater than or equal to BPZ. ⁽¹⁾

⁽¹⁾ The V_{t*} transition to BPZ from a negative value (0111 to 1000) actually occurs at -0.3125V causing the MSB to go "positive" at a negative value.

MNEMONIC	DIGITAL CODE	V _{t-}	V _{CODE}	V _{t+}
–FS	0000		-5.000	-4.6875
	0001 0010 0011	-4.6875 -4.0625 -3.4375	-4.3750 -3.750 -3.125	-4.0625 -3.4375 -2.8125
1/2 –FS	0100	-2.8125	-2.500	-2.1875
	0101 0110	-2.1875 -1.5625	-1.875 -1.250	-1.5625 -0.9375
$BPZ - 1V_{LSB}$	0111	-0.9375	-0.625	-0.3125
BPZ	1000	-0.3125	0.000	+0.3125
$BPZ + 1V_{LSB}$	1001	+0.3125	+0.625	+0.9375
	1010 1011	+0.9375 +1.5625	+1.250 +1.875	+1.5625 +2.1875
1/2 +FS	1100	+2.1875	+2.500	+2.8125
	1101 1110	+2.8125 +3.4375	+3.125 +3.750	+3.4375 +4.0625
+FS	1111	+4.0625	+4.375	

Table 3. BOB Coding Scheme

The <u>ADS7800</u>, a 12-bit, 333kHz, sampling analog-to-digital converter, utilizes the Bipolar Offset Binary output code to implement its ± 5 and $\pm 10V$ input ranges. The <u>DAC780x</u> series of digital-to-analog converters also use this scheme in each of their three different interface formats (serial, 8-bits + 4-bits parallel, and 12-bit parallel).



4 COB — Complementary Offset Binary

Complementary Offset Binary coding, like its counterpart BOB, is also for use in systems where the analog signal is bipolar. The relationship between COB and BOB is that each coding scheme is the one's complement (all bits inverted) of the other.

COB coding begins with digital zero (0000) at the positive full scale. By incrementing the digital count, the corresponding analog value will approach the negative full scale in $-1V_{LSB}$ steps, passing through bipolar zero on the way. This "zero crossing" occurs at a digital code of 0111 (see Table 4). As the digital count continues to increase, the analog signal goes more negative until the negative full scale is reached at a full digital count (1111) as shown by Table 4.

With COB coding, like BOB coding, the MSB can also be considered a sign indicator whereas a logic "1" indicates a negative analog value, and a logic "0" indicates an analog value greater than or equal to BPZ.

(1) The V_{t+} transition to BPZ from a negative value (1000 to 0111) actually occurs at –0.3125V causing the MSB to go "positive" at a negative value.

MNEMONIC	DIGITAL CODE	V _t .	V _{CODE}	V _{t+}
–FS	1111		-5.000	-4.6875
	1110 1101 1100	-4.6875 -4.0625 -3.4375	-4.375 -3.750 -3.125	-4.0625 -3.4375 -2.8125
1/2 –FS	1011	-2.8125	-2.500	-2.1875
	1010 1001	-2.1875 -1.5625	-1.875 -1.250	-1.5625 -0.9375
$BPZ - 1V_{LSB}$	1000	-0.9375	-0.625	-0.3125
BPZ	0111	-0.3125	0.000	0.3125
BPZ + 1V _{LSB}	0110	+0.3125	+0.625	+0.9375
	0101 0100	+0.9375 +1.5625	+1.250 +1.875	+1.5625 +2.1875
1/2 +FS	0011	+2.1875	+2.500	+2.8125
	0010 0001	+2.8125 +3.4375	+3.125 +3.750	+3.4375 +4.0625
+FS	0000	+4.0625	+4.375	

Table 4. COB Coding Scheme



BTC – Binary Two's Complement

5 BTC – Binary Two's Complement

Binary Two's Complement coding is the type of coding used by most microprocessor or math processor based systems for mathematical algorithms, and is also the coding scheme which the digital audio industry has decided to use as its standard.

Binary Two's Complement coding is also a scheme designed for bipolar analog signals. It is very similar to BOB, but does not appear so. The only difference between BOB and BTC is that the MSB has been inverted.

Unfortunately, BTC is not as straightforward as the schemes previously mentioned. The codes are not continuous from one end of the analog "spectrum" to the other due to a discontinuity which occurs at BPZ.

Digital zero (0000) corresponds to BPZ, and the digital count increments to its maximum positive code of 0111 as the analog voltage approaches and reaches its positive full scale value. The code then resumes at the negative full scale value at a digital code of 1000, and then approaches BPZ until a digital value of 1111 is reached at one LSB value below BPZ.

With the BTC coding scheme, the MSB can also be considered a sign indicator. When the MSB is a logic "(Q)" a positive value is indicated, and when the MSB is a logic "1" a negative value is indicated.

(1) The V_{t*} transition to BPZ from a negative value (1111 to 0000) actually occurs at -0.3125V causing the MSB to go "positive" at a negative value.

MNEMONIC	DIGITAL CODE	V _{t-}	V _{CODE}	V _{t+}
–FS	1000		-5.000	-4.6875
	1001 1010 1011	-4.6875 -4.0625 -3.4375	-4.375 -3.750 -3.125	-4.0625 -3.4375 -2.8125
1/2 –FS	1100	-2.8125	-2.500	-2.1875
	1101 1110	-2.1875 -1.5625	-1.875 -1.250	-1.5625 -0.9375
$BPZ - 1V_{LSB}$	1111	-0.9375	-0.625	-0.3125
BPZ	0000	-0.3125	0.000	+0.3125
$BPZ + 1V_{LSB}$	0001	+0.3125	+0.625	+0.9375
	0010 0011	+0.9375 +1.5625	+1.250 +1.875	+1.5625 +2.1875
1/2 +FS	0100	+2.1875	+2.500	+2.8125
	0101 0110	+2.8125 +3.4375	+3.125 +3.750	+3.4375 +4.0625
+FS	0111	+4.0625	+4.375	

Table 5. BTC Coding Scheme



6 CTC – Complementary Two's Complement

Complementary Two's Complement coding is also a scheme designed for bipolar analog signals. It is the one's complement of its counterpart BTC, and is also very similar to COB, although this relationship is not immediately obvious. The only difference between COB and CTC is that the MSB has been inverted.

With CTC coding, digital "zero" is at an analog voltage which is slightly less (1 LSB) than analog bipolar zero. As the digital count increments, the analog voltage becomes more negative until all of the bits are high except for the MSB (0111). At this point, the digital code corresponds to the analog negative full scale. The next step in incrementing the digital code would be to have the MSB a logic "1", and the rest of the bits as logic "0"s (1000), and this code represents the analog positive full scale value. As the digital codes continue to increment, the corresponding analog voltage decreases until BPZ is obtained. Table 6 demonstrates this analog/digital relationship.

With Complementary Two's Complement coding, the MSB is also a sign indicator with its states of "0" and "1" representing negative and positive voltages, respectively.

7 Manipulating Between Various Codes

The input and output codings used with ADCs and DACs is varied, and an individual converter may be capable of utilizing one or more coding scheme. However, with all of these schemes available, the desired scheme is not always readily available with the particular converter of interest. Do not fear, because converting one coding scheme to another, to match a particular system, is very easy as long as you wish to convert a bipolar scheme to another bipolar scheme; or a unipolar scheme into another unipolar scheme. The only devices required for any transformation are digital logic "inverters", however, some of the transformations can be achieved by using analog components. ⁽¹⁾

The following section will be divided into sections depending on how the transformation is to be accomplished.

⁽¹⁾ When converting bipolar digital schemes, regardless of whether the transformation is done digitally or in an analog fashion, a value of either +1V_{LSB} or -1V_{LSB} must be summed in with the analog value. This is due to the assymetric nature of the codes around bipolar zero (see definition of V₁). This addition of one V_{LSB} is relatively simple, since most data converters allow for an offset adjustment which can accomodate this.

MNEMONIC	DIGITAL CODE	V _{t-}	V _{CODE}	V _{t+}
–FS	0111		-5.000	-4.6875
	0110 0101 0100	-4.6875 -4.0625 -3.4375	-4.375 -3.750 -3.125	-4.0625 -3.4375 -2.8125
1/2 –FS	0011	-2.8125	-2.500	-2.1875
	0010 0001	-2.1875 -1.5625	-1.875 -1.250	-1.5625 -0.9375
$BPZ - 1V_{LSB}$	0000	-0.9375	-0.625	-0.3125
BPZ	1111	-0.3125	0.000	+0.3125
BPZ + 1V _{LSB}	1110	+0.3125	+0.625	+0.9375
	1101 1100	+0.9375 +1.5625	+1.250 +1.875	+1.5625 +2.1875
1/2 +FS	1011	+2.1875	+2.500	+2.8125
	1010 1001	+2.8125 +3.4375	+3.125 +3.750	+3.4375 +4.0625
+FS	1000	+4.0625	+4.375	

Table 6. CTC Coding Scheme


7.1 Inversion of all Bits

- USB to CSB and CSB to USB
- BOB to COB and COB to BOB
- BTC to CTC and CTC to BTC

The CSB scheme is simply the USB code with all of the bits inverted (one's complement). This is also how to perform most of the transformation of BOB to COB, and BTC to CTC. For conversion of unipolar schemes, there is only a digital "solution", and conversion of bipolar schemes may be done with analog or digital components.

Converting between the bipolar codes in an analog fashion, all that's needed is one operation amplifier configured for a gain of -1V/V (see Figure 2). This operational amplifier can be used on the input stage of an ADC or the output stage of a DAC. Remember that either $+1V_{LSB}$ or $-1V_{LSB}$ must be summed in with the analog value.

The bipolar transformations may be quite straightforward when done in the analog domain; however, to convert digitally, an individual logic "inverter" must be used on every data line, input or output (see Figure 1), as with the unipolar schemes.



7.2 Inversion of the MSB

- BOB to BTC and BTC to BOB
- COB to CTC and CTC to COB

Manipulating the BOB scheme into BTC and manipulating COB into CTC requires much less hardware. To go from BOB to BTC, or COB to CTC (or vice versa) it is only necessary to invert the MSB (see Figure 3).




Figure 3. Inversion of the MSB

7.3 Inversion of all Bits Except the MSB

- BOB to CTC and CTC to BOB
- BTC to COB and COB to BTC



Manipulation of BOB into CTC and BTC into COB requires inverting all bits except the MSB. This is also a difficult transformation to accomplish, since it would require a digital inverter for every bit except the most significant bit (see Figure 4).




Figure 4. Inversion of All Bits Except the MSB

Definitions

8 Definitions

r	
n	 Number of bits in a particular digital system.
LSB	= Least Significant Bit — The digital bit with the least analog "weight".
MSB	= Most Significant Bit — The digital bit with the greatest analog "weight".
Increment	= To increase a digital "count", or to count up, as in a code changing from 0000 to 0001.
Decrement	= To decrease a digital "count", or to count down, as in a code changing from 0001 to 0000.
USB	 Unipolar Straight Binary coding.
CSB	 Complementary Straight Binary coding.
BOB	= Bipolar Offset Binary coding.
COB	 Complementary Offset Binary coding.
BTC	 Binary Two's Complement coding.
CTC	 Complementary Two's Complement coding.
FSR	 Full Scale Range — The dynamic range of an analog signal.
BPZ	 Bipolar Zero — An analog voltage of 0V.
V _{LSB}	Least Significant Bit Voltage — The value of voltage represented by one LSB. For digital-to-analog converters which provide a current output mode of operation, V _{LSB} actually refers to a voltage after a current-to-voltage conversion. Throughout the text, it is presumed that this current to voltage conversion has taken place.
L	V _{LSB} = FSR/2 ⁿ (Equation 1)
V _{CODE}	Code Voltage —The voltage corresponding to a particular digital code in an ideal converter. For digital-to- analog converters which provide a current output mode of operation, V _{CODE} actually refers to a voltage after a current-to-voltage conversion. Throughout the text, it is presumed that this current-to-voltage conversion has occurred.
	$V_{CODE} = (digital code)_{10} \times V_{LSB}$ (Equation 2)
	For analog-to-digital converters, the code voltage is actually an analog range of voltages encompassed by $V_{\text{CODE}} 1/2V_{\text{LSB}}$. This is due to the inherent quantization error of $1/2V_{\text{LSB}}$ that is present in the finite digital output of the ADC.
	The value of (digital code) ₁₀ × V_{LSB} will be used throughout this text to represent V_{CODE} unless otherwise stated.
+FS	Positive Full Scale —The most positive end of an analog signal's range which is represented by a digital code A V _{CODE} equal to the positive full range (+FS) does not exist. The industry standard is that the most positive voltage corresponding to a digital code (maximum V _{CODE}) is the positive full scale voltage minus the voltage associated with one LSB (+FS – 1V _{LSB}). The text "positive full scale" (or +FS) refers to this lesser, industry standard value. This +FS industry standard is primarily due to another industry standard in which 0V is a code voltage (see Equation 3) bounded by the absolute value of 1/2VLSB. In a unipolar system, this means that the analog voltage range represented by a digital code corresponding to BPZ is only 1/2V _{LSB} . In bipolar systems, all digital codes have analog ranges of 1V _{LSB} , and a digital code representing 0V is 0V 1/2V _{LSB} (see Equation 3 and Equation 4).
–FS	 Negative Full Scale — The most negative end of an analog signal's range which is represented by a digital code.
V _t	= Transition voltage — The voltage which corresponds to the actual change of a digital code in an ideal analog- to-digital converter. These voltages are the voltages at each end of the range of V _{CODE} 1/2V _{LSB} .
	V _{t+} = V _{CODE} + 1/2V _{LSB} (Equation 3)
	V _t = V _{CODE} – 1/2V _{LSB} (Equation 4)
	For an ideal digital-to-analog converter, the output would be exactly V _{CODE} , and the transition voltage can be ignored.

Revision History

Changes from Original (September 2000) to A Revision

Page

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ctivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2015, Texas Instruments Incorporated