







UCC5871-Q1 SLUSF42 - DECEMBER 2022

# UCC5871-Q1 30-A Isolated IGBT/SiC MOSFET Gate Driver with Advanced Protection Features for Automotive Applications

#### 1 Features

- Split output driver provides 30-A peak source and 30-A peak sink currents
- Interlock and shoot-through protection with 150ns(max) propagation delay and programmable minimum pulse rejection
- Primary and secondary side active short circuit (ASC) support
- Configurable power transistor protections
  - DESAT based short circuit protection
  - Shunt resistor based overcurrent and short circuit protection
  - NTC based overtemperature protection
  - Programmable soft turnoff (STO) and two-level turnoff (2LTOFF) during power transistor faults
- **Functional Safety-Compliant** 
  - Developed for functional safety applications
  - Documentation available to aid ISO 26262 system design up to ASIL D
- Integrated diagnostics:
  - Built-in self test (BIST) for protection comparators
  - IN+ to transistor gate path integrity
  - Power transistor threshold monitoring
  - Internal clock monitoring
  - Fault alarm (nFLT1) and warning (nFLT2) outputs
- Integrated 4-A active Miller clamp or optional external drive for Miller clamp transistor
- Advanced high voltage clamping control
- Internal and external supply undervoltage and overvoltage protection
- Active output pulldown and default low outputs with low supply or floating inputs
- Driver die temperature sensing and overtemperature protection
- 100-kV/µs minimum common mode transient immunity (CMTI) at V<sub>CM</sub> = 1000 V
- SPI based device reconfiguration, verification, supervision, and diagnosis
- Integrated 10-bit ADC for power transistor temperature, voltage, and current monitoring

### 2 Applications

- HEV and EV traction inverter
- HEV and EV power modules


# 3 Description

The UCC5871-Q1 device is an isolated, highly configurable single-channel gate driver targeted to drive high power SiC MOSFETs and IGBTs in EV/HEV applications. Power transistor protections, such as shunt-resistor-based overcurrent, NTC-based overtemperature, and DESAT detection, include selectable soft turn-off or two-level turn-off during these faults. To further reduce the application size, the UCC5871-Q1 integrates a 4-A active Miller clamp during switching, and an active gate pulldown while the driver is unpowered. An integrated 10-bit ADC enables monitoring of up to six analog inputs and the gate driver temperature for enhanced system management. Diagnostics and detection functions are integrated to simplify the system design. The parameters and thresholds for these features are configurable using the SPI interface, which allows the device to be used with nearly any SiC MOSFET or IGBT.

#### **Device Information**

PART NUMBER <sup>(1)</sup>	PACKAGE	BODY SIZE (NOM)		
UCC5871-Q1	SSOP (36)	12.8 mm × 7.5 mm		

(1) For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic



# **Table of Contents**

1 Features1	6.10 Switching Characteristics16
2 Applications1	6.11 Typical Characteristics18
3 Description	7 Layout22
4 Revision History2	7.1 Layout Guidelines22
5 Pin Configuration and Functions3	7.2 Layout Example2
6 Specifications6	8 Device and Documentation Support24
6.1 Absolute Maximum Ratings6	8.1 Device Support24
6.2 ESD Ratings6	8.2 Documentation Support24
6.3 Recommended Operating Conditions6	8.3 Receiving Notification of Documentation Updates24
6.4 Thermal Information7	8.4 Support Resources24
6.5 Power Ratings7	8.5 Trademarks24
6.6 Insulation Specifications7	8.6 Electrostatic Discharge Caution24
6.7 Safety Limiting Values8	8.7 Glossary24
6.8 Electrical Characteristics9	9 Mechanical, Packaging, and Orderable Information 24
6.9 SPI Timing Requirements16	· • • •

# **4 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
December 2022	*	Initial Release



# **5 Pin Configuration and Functions**




Figure 5-1. DWJ 36-Pin SOIC Top View

Table 5-1. Pin Functions

	PIN	I/O <sup>(1)</sup>	DESCRIPTION		
NO.	NAME	1/0(1)	DESCRIPTION		
1	GND1	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.		
2	NC		internal connection. Connect to GND1.		
3	NC	_	No internal connection. Connect to GND1.		
4	NC		No internal connection. Connect to GND1.		
5	NC		No internal connection. Connect to GND1.		
6	ASC_EN	I	Active Short Circuit Enable Input. ASC_EN enables the ASC function and forces the output of the driver to the state defined by the ASC input. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.		
7	nFLT1	0	Fault Indicator Output 1. nFLT1 is used to interrupt the host when a fault occurs. Faults that are unmasked pull nFLT1 low when the fault occurs. nFLT1 is high when all faults are either non-existent or masked.		
8	nFLT2/DOUT	0	ault Indicator Output 2. nFLT2 is used to interrupt the host when a fault occurs. Additionally, nFLT2 may be configured as DOUT to provide the host controller a PWM signal with a duty cycle relative to the ADC put of interest. Faults that are unmasked pull nFLT2 low when the fault occurs. nFLT2 is high when all ults are either non-existent or masked.		
9	V <sub>CC1</sub>	Р	Primary Side Power Supply. Connect a 3V to 5.5V power supply to VCC1. Bypass VCC1 to GND1 with ceramic bulk capacitance as close to the VCC1 pin as possible.		
10	ASC	I	Active Short Circuit Control Input. ASC sets the drive state when ASC_EN is high. If ASC is high, OUTH is pulled high. If ASC is low, OUTL is pulled low.		
11	IN-	ı	Negative PWM Input. IN- is connected to the IN+ from the opposite arm of the half-bridge. If IN+ and IN-overlap, the Shoot Through Protection (STP) fault is asserted.		
12	IN+	I	Positive PWM Input. IN+ drives the state of the driver output. With the driver enabled, when IN+ is high, OUTH is pulled high. When IN+ is low, OUTL is pulled low. Drive IN+ with a 1kHz to 50kHz PWM signal, with a logic level determined by the VCC1 voltage. IN+ is connected to the IN- of the opposite arm of the half-bridge. If IN+ and IN- overlap, the Shoot Through Protection (STP) fault is asserted.		
13	CLK	I	SPI Clock. CLK is the clock signal for the main SPI interface. The SPI interface operates with clock rates up to 4MHz.		
14	nCS	I	SPI Chip Selection Input. nCS is an active low input used to activate the SPI peripheral device. Drive nCS ow during SPI communication. When nCS is high, the CLK and SDI inputs are ignored.		
15	SDI	I	SPI Data Input. SDI is the data input for the main SPI interface. Data is sampled on the falling edge of CLK, SDI must be in a stable condition to ensure proper communication.		



# **Table 5-1. Pin Functions (continued)**

	PIN	I/O <sup>(1)</sup>	DESCRIPTION		
NO.	NAME	1/0(1)	DESCRIPTION		
16	SDO	0	SPI Data Output. SDO is the data output for the main SPI interface. Data is clocked out on the falling edge of CLK, SDO is changed with a rising edge of CLK.		
17	V <sub>REG1</sub>	Р	al Voltage Regulator Output. VREG1 provides a 1.8V rail for internal primary-side circuits. Bypass 61 to GND1 with at least 4.7μF of ceramic capacitance. Do not put any additional load on VREG1.		
18	GND1	G	Primary Side Ground. Connect all GND1 pins together and to the PCB ground plane on the primary side.		
19	V <sub>EE2</sub>	Р	Secondary Negative Power Supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1uF of ceramic capacitance as close to the VEE1 pin as possible.		
20	V <sub>REG2</sub>	Р	Internal voltage regulator output. VREG2 provides a 1.8V rail for internal secondary-side circuits. Bypass VREG2 to VEE2 with at least 4.7µF of ceramic capacitance. Do not put any additional load on VREG2.		
21	Al6	I	Analog Input 6. Al6 is a multi-function input. It is configurable as an input to the internal ADC, a power FET current sense protection comparator input, and an ASC input for the secondary side.		
22	Al5	I	Analog Input 5. Al5 is a multi-function input. It is configurable as an input to the internal ADC, a power FET over temperature protection comparator input, and an ASC_EN input for the secondary side.		
23	Al4	I	Analog Input 4. Al4 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.		
24	Al3	I	Analog Input 3. Al3 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.		
25	Al2	I	Analog Input 2. Al2 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.		
26	Al1	I	Analog Input 1. Al1 is a multi-function input. It is configurable as an input to the internal ADC and a power FET current sense protection comparator input.		
27	V <sub>REF</sub>	Р	Internal ADC Voltage Regulator Output. VREF provides an internal 4V, reference for the ADC. Bypass VREF to GND2 with at least 1uF of ceramic capacitance. If an external reference is desired, disable the internal VREF using the SPI register, and connect a 4V reference supply to VREF. Loads up to 5mA on VREF are allowed.		
28	GND2	G	Gate Drive Common Input. Connect GND2 to the power FET source/ IGBT emitter. All Alx inputs, VREF, and DESAT are referenced to GND2.		
29	CLAMP	Ю	Miller Clamp Input. The CLAMP input is used to hold the gate of the power FET strongly to VEE2 while the power FET is "off". CLAMP is configurable as an internal Miller clamp, or to drive an external clamping circuit. When using the internal clamping function, connect CLAMP directly the power FET gate. When configured as an external clamp, connect CLAMP to the gate of an external pulldown MOSFET.		
30	V <sub>EE2</sub>	Р	Secondary negative power supply. Connect all VEE2 supply inputs together. Connect a -12V to 0V power supply to VEE2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VEE2 to GND2 with at least 1uF of ceramic capacitance as close to the VEE2 pin as possible. Additional capacitance may be needed depending on the required drive current.		
31	OUTL	0	Negative Gate Drive Voltage Output. When the driver is active, OUTL drives the gate of the power FET low when INP is low. Connect OUTL to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.		
32	OUTH	0	Positive Gate Drive Voltage Output. When the driver is active, OUTH drives the gate of the power FET high when INP is high. Connect OUTH to the gate of the power FET through a gate resistor. The value of the gate resistor is chosen based on the slew rate required for the application.		
33	V <sub>BST</sub>	Р	Bootstrap Supply. VBST supplies power for the OUTH drive. Connect a 0.1µF ceramic capacitor between VBST and OUTH.		
34	V <sub>CECLP</sub>	I	VCE Clamp Input. VCECLP clamps to a diode above the VCC2 rail and indicates a fault when the voltage at VCECLP is above the VCECLPth threshold. Bypass VCECLP to VEE2 with ceramic capacitor and, in parallel, connect a resistor. Additionally, connect VCECLP to the anode of a zener diode to the collector of the power FET.		
35	V <sub>CC2</sub>	Р	Secondary Positive Power Supply. Connect a 15V to 30V power supply to VCC2. The total voltage rail from VCC2 to VEE2 must not exceed 30V. Bypass VCC2 to GND2 and VCC2 to VEE2 with bulk ceramic capacitance as close to the VCC2 pin as possible. Additional capacitance may be needed depending on the required drive current.		



### **Table 5-1. Pin Functions (continued)**

	PIN		PIN 1/O <sup>(1)</sup>		DESCRIPTION	
NO.	NAME	1/O(1)	DESCRIPTION			
36	DESAT		Desaturation based Short Circuit Detection Input. DESAT is used to detect a short circuit in the power FET. Bypass DESAT to GND2 with a ceramic capacitor to program the DESAT blanking time. In parallel, connect a schottky diode with the cathode connected to the DESAT. Additionally, connect DESAT to a resistor to the anode of a diode to the collector of the power FET to adjust the DESAT protection threshold. DESAT detects a fault when the VCE voltage of the power FET exceeds the defined threshold while the power FET is on.			

(1) P = Power, G = Ground, I = Input, O = Output, - = NA



## **6 Specifications**

## **6.1 Absolute Maximum Ratings**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V <sub>CC1</sub>	Supply voltage primary side referenced to GND1	-0.3	6	V
V <sub>CC2</sub>	Positive supply voltage secondary side referenced to GND2	-0.3	33	V
V <sub>EE2</sub>	Negative supply voltage output side referenced to GND2	-15	0.3	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> - V <sub>EE2</sub> )	-0.3	33	V
V <sub>OUTH</sub> , V <sub>OUTL</sub>	Voltage on the driver output pins referenced to GND2	V <sub>EE2</sub> -0.3	V <sub>CC2</sub> +0.3	V
V <sub>IOP</sub>	Voltage on IO pins (ASC, ASC_EN, CLK, IN+, IN-, nCS, nFLTx, SDI, SDO) on primary side referenced to GND1	-0.3	V <sub>CC1</sub> +0.3	V
V <sub>CLAMP</sub>	Voltage on the Miller clamp pin referenced to GND2	V <sub>EE2</sub> -0.3	V <sub>CC2</sub> +0.3	V
V <sub>DESAT</sub>	Voltage on DESAT referenced to GND2	-0.3	V <sub>CC2</sub> +0.3	V
V <sub>CECLP</sub>	Voltage on VCECLP referenced to GND2	V <sub>EE2</sub> -0.3	V <sub>CC2</sub> +0.3	V
V <sub>REG1</sub>	Voltage on VREG1 referenced to GND1	-0.3	2	V
V <sub>REG2</sub>	Voltage on VREG2 referenced to VEE2	-0.3	2	V
$V_{REF}$	Voltage on VREF referenced to GND2	-0.3	5.5	V
V <sub>BST</sub>	Voltage on VBST referenced to OUTH	-0.3	5.3	V
V <sub>AI</sub>	Voltage on the analog inputs referenced to GND2	-0.3	5.5	V
T <sub>J</sub>	Junction temperature	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC Q100-002 <sup>(1)</sup>		±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Office off	Corner pins (GND1 and VEE2)	±750	V
			Other pins	±500	

<sup>1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V <sub>CC1</sub>	Supply voltage input side	3	5.5	V
V <sub>CC2</sub>	Positive supply voltage secondary side (V <sub>CC2</sub> - GND2)	15	30	V
V <sub>EE2</sub>	Negative supply voltage output side (V <sub>EE2</sub> - GND2)	-12	0	V
V <sub>SUP2</sub>	Total supply voltage output side (V <sub>CC2</sub> - V <sub>EE2</sub> )	15	30	V
V <sub>IH</sub>	High-level IO voltage (ASC, ASC_EN, IN+, IN-, nCS, SCLK, SDI)	0.7*V <sub>CC1</sub>	V <sub>CC1</sub>	V
V <sub>IL</sub>	Low-level IO voltage (ASC, ASC_EN, IN+, IN-, nCS, SCLK, SDI)	0	0.3*V <sub>CC1</sub>	V
I <sub>OHP</sub>	Source current for primary side outputs (nFLT2, SDO)		5	mA
I <sub>OLP</sub>	Sink current for primary side outputs (nFLTx, SDO)		5	mA
I <sub>OH</sub>	Driver output source current from OUTH (1)		15	Α
I <sub>OL</sub>	Driver output sink current into OUTL (1)		15	Α
V <sub>AI*</sub>	Voltage on analog input (AI) pins referenced to GND2	0	V <sub>REF</sub> +0.1	V

Submit Document Feedback



### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>VREG1</sub>	Output voltage at VREG1 referenced to GND1 (2)		1.8		V
V <sub>VREG2</sub>	Output voltage at VREG2 referenced to VEE2 <sup>(3)</sup>		1.8		V
V <sub>VBST</sub>	Output voltage at VBST referenced to OUTH <sup>(4)</sup>	,	V <sub>cc2</sub> + 4.5		V
V <sub>VREF</sub>	Voltage on the VREF pin vs GND2 <sup>(5)</sup>	0	4	4.1	V
CMTI	Common mode transient immunity rating (dV/dt rate across the isolation barrier)			100	kV/us
f <sub>PWM</sub>	PWM input frequency (IN+ and IN- pins)			50	kHz
f <sub>SPI</sub>	SPI clock frequency			4	MHz
TJ	Maximum junction temperature	- 40		150	°C
t <sub>PWM</sub>	PWM input pulse width (IN+ and IN- pins)	250			ns

- External gate resistor needs to be used to limit the max drive current to be not more than 15A.
- Connect a decoupling capacitor of 0.1uF+4.7uF between VREG1 and GND1. Do not connect external supply. (2)
- (3) Connect a decoupling capacitor of 0.1uF+4.7uF between VREG2 and VEE2. Do not connect external supply.
- Connect a decoupling capacitor of 100nF between VBST and OUTH. Do not connect external supply.
- (5) Connect a decoupling capacitor of 1.0uF on the VREF pin.

### **6.4 Thermal Information**

		UCC5870/UCC5871	
	THERMAL METRIC <sup>(1)</sup>	DWJ	UNIT
		36 SOIC	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	50.6	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	17.5	°C/W
R <sub>0JB</sub>	Junction-to-board thermal resistance	21.3	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	5.3	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	20.2	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Power Ratings

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$P_D$	Maximum power dissipation (both sides)	T <sub>A</sub> = 125C			500	mW
P <sub>D1</sub>	Maximum power dissipation (side-1)	T <sub>A</sub> = 125C			50	mW
P <sub>D2</sub>	Maximum power dissipation (side-2)	T <sub>A</sub> = 125C			450	mW

# 6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
PACKA	GE SPECIFICATIONS			
CLR	External clearance <sup>(1)</sup>	Shortest terminal-to-terminal distance through air	8	mm
CPG	External creepage <sup>(1)</sup>	Shortest terminal-to-terminal distance across the package surface	8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	600	V
	Material group	According to IEC60664-1	I	



### 6.6 Insulation Specifications (continued)

	PARAMETER	TEST CONDITIONS	SPECIFIC ATION	UNIT
	Overvoltage category	Rated mains voltage ≤ 600 V <sub>RMS</sub>	I-IV	
	Overvoitage category	Rated mains voltage ≤ 1000 V <sub>RMS</sub>	I-III	
Test 1				
V <sub>IORM</sub>	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	2121	V <sub>PK</sub>
$V_{IOWM}$	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1500	$V_{RMS}$
		DC voltage	2121	V <sub>DC</sub>
$V_{IOTM}$	Maximum transient isolation voltage	V <sub>TEST</sub> = V <sub>IOTM</sub> , t=60s (qualification); V <sub>TEST</sub> = 1.2 x V <sub>IOTM</sub> , t=1s (100% production)	8000	$V_{PK}$
V <sub>IOSM</sub>	Maximum surge isolation voltage	Test method per IEC 62368-1, 1.2/50 μs waveform, V <sub>TEST</sub> = 1.6 × V <sub>IOSM</sub>	8000	$V_{PK}$
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.2 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	
q <sub>pd</sub>	Apparent charge	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$ , $t_{ini} = 60 \text{ s}$ ; $V_{pd(m)} = 1.6 \times V_{IORM}$ , $t_m = 10 \text{ s}$	≤5	рС
		Method b1: At routine test (100% production) and preconditioning (type test), $V_{ini} = 1.2 \times V_{IOTM},  t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM},  t_m = 1 \text{s}$	≤5	
Test 2				
C <sub>IO</sub>	Barrier capacitance, input to output <sup>(2)</sup>	V <sub>IO</sub> = 0.4 × sin (2 πft), f = 1 MHz	2	pF
		V <sub>IO</sub> = 500 V, T <sub>A</sub> = 25°C	10^12	
R <sub>IO</sub>	Insulation resistance, input to output <sup>(2)</sup>	V <sub>IO</sub> = 500 V, 100°C ≤ T <sub>A</sub> ≤ 125°C	10^11	Ω
		V <sub>IO</sub> = 500 V at T <sub>S</sub> = 150°C	10^9	
V <sub>ISO</sub>	Withstand isolation voltage	$V_{TEST} = V_{ISO} = V_{RMS}$ , t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO} = V_{RMS}$ , t = 1 s (100% production)		V <sub>RMS</sub>

<sup>(1)</sup> Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator onthe printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.

### 6.7 Safety Limiting Values

Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
36-DWJ PACKAGE							
Is	Safety output supply current	R <sub>θJA</sub> = 50.6°C/W, V <sub>VCC2</sub> = 15V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			164	mA	
	Salety output supply current	R <sub>θJA</sub> = 50.6°C/W, V <sub>VCC2</sub> = 30V, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			82	IIIA	
Ps	Safety input power	$R_{\theta JA} = 50.6^{\circ}C/W, T_J = 150^{\circ}C, T_A = 25^{\circ}C$			83	mW	
Ps	Safety output power	R <sub>0JA</sub> = 50.6°C/W, T <sub>J</sub> = 150°C, T <sub>A</sub> = 25°C			2460	mW	
Ps	Safety total power	$R_{\theta JA} = 50.6$ °C/W, $T_J = 150$ °C, $T_A = 25$ °C			2543	mW	

Submit Document Feedback

<sup>(2)</sup> All pins on each side of the barrier tied together creating a two-pin device.



Safety limiting<sup>(1)</sup> intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
T <sub>S</sub>	Maximum safety temperature				150	°C

The maximum safety temperature, TS, has the same value as the maximum junction temperature, TJ, specified for the device. The IS and PS parameters represent the safety current and safety power respectively. The maximum limits of IS and PS should not be exceeded. These limits vary with the ambient temperature, TA. The junction-to-air thermal resistance, R0JA, in the table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:TJ = TA + RθJA × P, where P is the power dissipated in the device.TJ(max) = TS = TA + RθJA × PS, where TJ(max) is the maximum allowed junction temperature PS = IS × VI, where VI is the maximum input voltage.

#### 6.8 Electrical Characteristics

Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER	SUPPLY				-	
V <sub>IT+</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 0	2.6	2.75	2.9	V
V <sub>IT+</sub> (UVLO1)	UVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 1	4.5	4.65	4.8	V
V <sub>IT-</sub> [UVLO1)	UVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 0	2.3	2.45	2.6	V
V <sub>IT-</sub> UVLO1)	UVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 1	4.2	4.35	4.5	V
V <sub>HYS</sub> (UVLO1)	UVLO threshold hysteresis of V <sub>CC1</sub>			0.30		V
t <sub>UVLO1</sub>	VCC1 UVLO detection deglitch time			20		μs
V <sub>IT-</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 0	3.7	3.85	4.0	V
V <sub>IT-</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> falling	UVOV1_LEVEL = 1	5.2	5.35	5.5	V
V <sub>IT+</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 0	4.0	4.15	4.3	V
V <sub>IT+</sub> (OVLO1)	OVLO threshold of V <sub>CC1</sub> rising	UVOV1_LEVEL = 1	5.5	5.65	5.8	V
V <sub>HYS</sub> (OVLO1)	OVLO threshold hysteresis of V <sub>CC1</sub>			0.30		V
t <sub>OVLO1</sub>	VCC1 OVLO detection deglitch time			20		μs
		UVLO2TH = 00b	15.2	16	16.8	V
V <sub>IT+</sub>	UVLO threshold voltage of	UVLO2TH = 01b	13.3	14	14.7	V
(UVLO2)	V <sub>CC2</sub> rising with reference to GND2	UVLO2TH = 10b	11.4	12	12.6	V
		UVLO2TH = 11b	9.5	10	10.5	V
		UVLO2TH = 00b	14.25	15	15.75	V
√ <sub>IT-</sub>	UVLO threshold voltage of	UVLO2TH = 01b	12.35	13	13.65	V
UVLO2)	V <sub>CC2</sub> falling with reference to GND2	UVLO2TH = 10b	10.45	11	11.55	V
		UVLO2TH = 11b	8.55	9	9.45	V
V <sub>HYS</sub> (UVLO2)	UVLO threshold voltage hysteresis of V <sub>CC2</sub>			1		V
UVLO2	VCC2 UVLO detection deglitch time			20		μs
		OVLO2TH = 00b	21.85	23	24.15	V
V <sub>IT-</sub>	OVLO threshold voltage of	OVLO2TH = 01b	19.95	21	22.05	V
(OVLO2)	V <sub>CC2 falling</sub> with reference to GND2	OVLO2TH = 10b	18.05	19	19.95	V
		OVLO2TH = 11b	16.15	17	17.85	V



Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		OVLO2TH = 00b	22.8	24	25.2	V
$V_{IT+}$	OVLO threshold voltage of	OVLO2TH = 01b	20.9	22	23.1	٧
(OVLO2)	V <sub>CC2 rising</sub> with reference to GND2	OVLO2TH = 10b	19	20	21	V
		OVLO2TH = 11b	17.1	18	18.9	V
V <sub>HYS</sub>	OVLO threshold voltage hysteresis of V <sub>CC2</sub>			1		V
t <sub>OVLO2</sub>	VCC2 OVLO detection blanking time			20		μs
		UVLO3TH = 00b	-3.15	-3	-2.85	V
V <sub>IT-</sub>	UVLO threshold voltage of V <sub>EE2</sub>	UVLO3TH = 01b	-5.25	-5	-4.75	V
(UVLO3)	falling with reference to GND2	UVLO3TH = 10b	-8.4	-8	-7.6	V
		UVLO3TH = 11b	-10.5	-10	-9.5	V
		UVLO3TH = 00b	-2.1	-2	-1.9	V
V <sub>IT+</sub>	UVLO threshold voltage of V <sub>EE2</sub>	UVLO3TH = 01b	-4.2	-4	-3.8	V
(UVLO3)	rising with reference to GND2	UVLO3TH = 10b	-7.35	-7	-6.65	V
		UVLO3TH = 11b	-9.45	-9	-8.55	V
V <sub>HYS</sub>	UVLO threshold voltage hysteresis of V <sub>EE2</sub>			1		V
t <sub>UVLO3</sub>	VEE2 UVLO detection blanking time			20		μs
		OVLO3TH = 00b	-5.25	-5	-4.75	V
$V_{IT+}$	OVLO threshold voltage of V <sub>EE2</sub> rising	OVLO3TH = 01b	-7.35	-7	-6.65	V
(OVLO3)	with reference to GND2	OVLO3TH = 10b	-10.5	-10	-9.5	V
		OVLO3TH = 11b	-12.6	-12	-11.4	V
		OVLO3TH = 00b	-6.3	-6	-5.7	V
V <sub>IT-</sub>	OVLO threshold voltage of V <sub>EE2</sub>	OVLO3TH = 01b	-8.4	-8	-7.6	V
(OVLO3)	falling with reference to GND2	OVLO3TH = 10b	-11.55	-11	-10.45	V
		OVLO3TH = 11b	-13.65	-13	-12.35	V
V <sub>HYS(OVL</sub>	OVLO threshold voltage hysteresis of V <sub>EE2</sub>			1		V
t <sub>OVLO3</sub>	VEE2 OVLO detection blanking time			20		μs
I <sub>QVCC1</sub>	Quiescent Current of V <sub>CC1</sub>	No switching, VCC1 = 5V			7.7	mA
I <sub>QVCC2</sub>	Quiescent Current of V <sub>CC2</sub>	No switching, VCC2 = 20V, VEE2 = -10V			15	mA
I <sub>QVEE2</sub>	Quiescent Current of V <sub>EE2</sub>	No switching, VCC2 = 20V, VEE2 = -10V			15	mA
t <sub>RP(VCC1)</sub>	Slew rate of V <sub>CC1</sub>				0.1	V/µs
t <sub>RP(VCC2)</sub>	Slew rate of V <sub>CC2</sub>				0.1	V/µs
t <sub>RP(VEE2)</sub>	Slew rate of V <sub>EE2</sub>				0.1	V/µs
LOGIC IO	)				1	
	Input-high threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	Input rising, VCC1 = 3.3V			0.7*V <sub>CC1</sub>	V
V <sub>IH</sub>	Input-high threshold voltage of secondary IO in ASC mode (AI5, and AI6)	Input rising, VREF=4V			3.0	V
	Input-low threshold voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	VCC1 = 3.3V	0.3*V <sub>CC1</sub>			V
$V_{IL}$	Input-low input-threshold voltage of secondary IO in ASC mode (Al5 and Al6)	Input falling	1.5			٧
	·	1				



Over recommended operating conditions unless otherwise noted

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V	Input hysteresis voltage of primary IO (IN+, IN-, ASC, and ASC_EN)	VCC1=3.3V	(	).1*V <sub>CC1</sub>		V
V <sub>HYS(IN)</sub>	Input hysteresis voltage of secondary IO in ASC mode (AI5, and AI6)			0.5		V
I <sub>LI</sub>	Leakage current on the input IO pins ASC, ASC_EN, IN+, IN-, CLK, and SDI	$V_{IO}$ = GND1, $V_{IO}$ is the voltage on IO pins			5	μΑ
	Leakage current on nCS	$V_{IO}$ = VCC1, $V_{IO}$ is the voltage on IO pins			5	μΑ
R <sub>PUI</sub>	Pullup resistance for nCS		40		100	kΩ
R <sub>PDI</sub>	Pulldown resistance for ASC, ASC_EN, IN+, IN-, CLK, and SDI		40		100	kΩ
IVPDI	Pulldown resistance for AI5 and AI6 in ASC mode		800		1200	kΩ
$V_{OH}$	Output logic-high voltage (SDO)	4.5mA output current, VCC1 = 5V	0.9*V <sub>CC1</sub>			V
V <sub>OL</sub>	Output logic-low voltage (nFLT1, nFLT2, and SDO)	4.5mA sink current, VCC1 = 5V			0.1*V <sub>CC1</sub>	V
		FREQ_DOUT = 00b		13.9		kHz
f	Output frequency of DOUT pin	FREQ_DOUT = 01b		27.8		kHz
f <sub>DOUT</sub>	Output frequency of DOOT pill	FREQ_DOUT = 10b		55.7		kHz
		FREQ_DOUT = 11b		111.4		kHz
		V <sub>AI*</sub> = 0.36 V		10		%
D <sub>DOUT</sub>	Duty of DOUT	V <sub>AI*</sub> = 1.8 V	,	50		%
		V <sub>AI*</sub> = 3.24 V		90		%
	Leakage current on pin nFLT*	nFLT* = HiZ, VCC1 on nFLT* pin	-5		5	μA
I <sub>LO</sub>	Leakage current on pin SDO	nCS = 1	-5		5	μA
R <sub>PUO</sub>	Pullup resistance for pin nFLT*		40		100	kΩ
DRIVER	STAGE	1	,		,	
V <sub>OUTH</sub>	High-level output voltage (OUT and OUTH)	I <sub>OUT</sub> = -100 mA	VCC2 - 0.033			V
V <sub>OUTL</sub>	Low-level output voltage (OUT and OUTL)	I <sub>OUT</sub> = 100 mA			33	mV
I <sub>OUTH</sub>	Gate driver high output current	IN+= high, IN- = low, VCC2 - VOUTH = 5	15			Α
I <sub>OUTL</sub>	Gate driver low output current	IN- = low, IN + = high, VOUTL - VEE2 = 5	15			Α
		VOUTL - VEE2 = 6 V and STO_CURR = 00b, 100°C to 150°C	0.24	0.3	0.36	Α
l	Driver low output current during SC and	VOUTL - VEE2 = 6 V and STO_CURR = 01b, 100°C to 150°C	0.48	0.6	0.72	Α
I <sub>STO</sub>	OC faults	VOUTL - VEE2 = 6 V and STO_CURR = 10b, 100°C to 150°C	0.72	0.9	1.08	Α
		VOUTL - VEE2 = 6 V and STO_CURR = 11b, 100°C to 150°C	0.96	1.2	1.44	Α
ACTIVE I	MILLER CLAMP					
V <sub>CLP</sub>	Low-level clamp voltage (internal Miller clamp)	I <sub>CLP</sub> = 100 mA			100	mV
• CLP	Miller clamp current	MCLPTH=11b, V <sub>CLAMP</sub> = V <sub>EE2</sub> +4 V	3.2			Α



Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		MCLPTH = 00b	1.2	1.5	1.8	V
	Clamp threshold voltage with reference	MCLPTH = 01b	1.6	2	2.5	V
/ <sub>CLPTH</sub>	to VEE2	MCLPTH = 10b	2.25	3	3.75	V
		MCLPTH = 11b	3	4	5	V V V V V V V V V V V MA mA
V <sub>ECLP</sub>	CLAMP output voltage in external Miller clamp mode		4.5	5	5.5	V
R <sub>ECLP_PD</sub>	CLAMP pull-down resistance in external Miller clamp mode			13		Ω
R <sub>ECLP_PU</sub>	CLAMP pull-up resistance in external Miller clamp mode			13		Ω
SHORT C	IRCUIT CLAMPING		-			
V <sub>CLP-OUT</sub>	Clamping voltage (V <sub>OUTH</sub> - V <sub>CC2</sub> , V <sub>CLAMP</sub> - V <sub>CC2</sub> )	IN+= high, IN- = low, $t_{CLP}$ = 10us, $I_{OUTH}$ or $I_{CLAMP}$ = 500 mA		0.8	1.6	٧
ACTIVE P	ULLDOWN	1				
V <sub>OUTSD</sub>	Active shut-down voltage on OUTL	I <sub>OUTL</sub> = 30mA, VCC2 = open			1.55	V
V <sub>OUTSD</sub>	Active shut-down voltage on OUTL	I <sub>OUTL</sub> = 0.1xI <sub>OUTL</sub> , V <sub>CC2</sub> = open			2.5	V
	HORT-CIRCUIT PROTECTION					
		DESATTH = 0000b	2.25	2.5	2.75	V
		DESATTH = 0001b	2.7	3	3.3	V V V V V
		DESATTH = 0010b	3.15	3.5	3.85	V
		DESATTH = 0011b	3.6	4	4.4	V
		DESATTH = 0100b	4.05	4.5	4.95	V
		DESATTH = 0101b	4.5	5	5.5	V
		DESATTH = 0110b	4.95	5.5	6.05	V
	DESAT detection threshold voltage with	DESATTH = 0111b	5.4	6	6.6	V
V <sub>DESATth</sub>	respect to GND2	DESATTH = 1000b	5.85	6.5	7.15	V
		DESATTH = 1001b	6.3	7	7.7	V
		DESATTH = 1010b	6.75	7.5	8.25	V
		DESATTH = 1011b	7.2	8	8.8	
		DESATTH = 1100b	7.65	8.5	9.35	V
		DESATTH = 1101b	8.1	9	9.9	V
		DESATTH = 1110b	8.55	9.5	10.45	
		DESATTH = 1111b	9	10	11	
√ <sub>DESATL</sub>	DESAT voltage with respect to GND2 when OUTL is driven low	225,11.11			1	
		V(DESAT) - GND2 = 2 V, DESAT_CHG_CURR = 00b	0.555	0.6	0.645	mA
	Disable a second to a d	V(DESAT) - GND2 = 2 V, DESAT_CHG_CURR = 01b	0.6475	0.7	0.7525	mA
CHG	Blanking capacitor charging current	V(DESAT) - GND2 = 2 V, DESAT_CHG_CURR = 10b	0.74	0.8	0.86	mA
		V(DESAT) - GND2 = 2 V, DESAT_CHG_CURR = 11b	0.925	1	1.075	mA
DCHG	Blanking capacitor discharging current	V(DESAT) - GND2 = 6 V	14			mA
LEB	DESAT leading edge blanking time		127	158	250	ns
DESFLT	DESAT pin glitch filter	DESAT_DEGLITCH=0	90	158	190	ns
DESFLT	DESAT pin glitch filter	DESAT DEGLITCH=1	270	316	401	ns

Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>DESAT</sub> (90%)	DESAT protection reaction time from event to action (includes deglitch time)	V <sub>DESAT</sub> >V <sub>DESATth</sub> to VOUTL 90% of V <sub>CC2</sub> , C <sub>LOAD</sub> = 1 nF, DESAT_DEGLITCH=0			160 + t <sub>DESFLT</sub>	ns
OVERCU	RRENT PROTECTION				•	
		OCTH = 0000b	170	200	225	mV
		OCTH = 0001b	220	250	275	mV
		OCTH = 0010b	270	300	330	mV
		OCTH = 0011b	315	350	375	mV
		OCTH = 0100b	360	400	440	mV
		OCTH = 0101b	410	450	475	mV
		OCTH = 0110b	460	500	525	mV
,		OCTH = 0111b	520	550	575	mV
V <sub>OCth</sub>	Over current detection threshold voltage	OCTH = 1000b	570	600	630	mV
		OCTH = 1001b	610	650	690	mV
		OCTH = 1010b	660	700	740	mV
		OCTH = 1011b	710	750	790	mV
		OCTH = 1100b	760	800	840	mV
		OCTH = 1101b	807	850	893	mV
		OCTH = 1110b	855	900	945	mV
		OCTH = 1111b	902	950	998	mV
		SCTH = 00b	460	500	530	mV
,		SCTH = 01b	700	750	785	mV
√ <sub>SCth</sub>	Short circuit protection threshold	SCTH = 10b	945	1000	1050	mV
		SCTH = 11b	1185	1250	1312	mV
		SC_BLK = 00b		100		ns
	Short circuit protection blanking time with	SC_BLK = 01b	,	200		ns
SCBLK	reference to system clock	SC_BLK = 10b		400		ns
		SC_BLK = 11b		800		ns
		OC_BLK = 000b		500		ns
		OC_BLK = 001b		1000		ns
		OC_BLK = 010b		1500		ns
	Over current protection blanking time	OC_BLK = 011b		2000		ns
OCBLK	with reference to system clock	OC_BLK = 100b		2500		ns
		OC_BLK = 101b		3000		ns
		OC_BLK = 110b		5000		ns
		OC_BLK = 111b		10000		ns
SCFLT	Short circuit protection deglitch filter		50	150	200	ns
OCFLT	Over current protection deglitch filter		50	150	200	ns
SC(90%)	Short circuit protection reaction time from event to action (includes deglitch time)	V <sub>Alx</sub> > V <sub>SCth</sub> to VOUTL at 90% of VCC2, C <sub>LOAD</sub> = 1nF, t <sub>SCBLK</sub> expired			175 + t <sub>SCFLT</sub>	ns
OC(90%)	Over current protection reaction time from event to action (includes deglitch time)	V <sub>Alx</sub> > V <sub>OCth</sub> to VOUTL at 90% of VCC2, C <sub>LOAD</sub> = 1nF, t <sub>OCBLK</sub> expired			175 + t <sub>OCFLT</sub>	ns



Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		2LOFF_VOLT = 000b	5	6	7	V
		2LOFF_VOLT = 001b	6	7	8	V
		2LOFF_VOLT = 010b	7	8	9	V
	Plateau voltage (with respect to GND2)	2LOFF_VOLT = 011b	8	9	10	V
V <sub>2 LOFF</sub>	during two-level turnoff	2LOFF_VOLT = 100b	9	10	11	V
		2LOFF_VOLT = 101b	10	11	12	V
		2LOFF_VOLT = 110b	11	12	13	V
		2LOFF_VOLT = 111b	12	13	14	V
		2LOFF_TIME = 000b		150		ns
		2LOFF_TIME = 001b		300		ns
		2LOFF_TIME = 010b		450		ns
	Plateau voltage during two-level turnoff	2LOFF_TIME = 011b		600		ns
<sup>t</sup> 2 LOFF	hold time	2LOFF_TIME = 100b		1000		ns
		2LOFF_TIME = 101b		1500		ns
		2LOFF_TIME = 110b		2000		ns
		2LOFF_TIME = 111b		2500		ns
		2LOFF_CURR = 00b, 100°C to 150°C	0.24	0.3	0.36	Α
		2LOFF_CURR = 01b, 100°C to 150°C	0.48	0.6	0.72	Α
I <sub>2 LOFF</sub>		2LOFF_CURR = 10b, 100°C to 150°C	0.72	0.9	1.08	Α
		2LOFF_CURR = 11b, 100°C to 150°C	0.96	1.2	1.44	Α
HIGH VOL	TAGE CLAMPING					
V <sub>CECLPTH</sub>	VCE clamping threshold with respect to VEE2		1.5	2.2	2.9	V
V <sub>CECLPHY</sub> s	VCE clamping threshold hysteresis			200		mV
t <sub>VCECLP</sub>	VCE clamping intervention-time			30		ns
		VCE_CLMP_HLD_TIME = 00b		100		ns
t <sub>VCECLP_H</sub>	VOE alamaia a hald an time	VCE_CLMP_HLD_TIME = 01b		200		ns
LD	VCE clamping hold on time	VCE_CLMP_HLD_TIME = 10b		300		ns
		VCE_CLMP_HLD_TIME = 11b		400		ns
OVERTEN	PERATURE PROTECTION					
T <sub>SD_SET</sub>	Overtemperature protection set for driver		155			°C
T <sub>SD_CLR</sub>	Overtemperature protection clear for driver		135			°C
T <sub>WN_SET</sub>	Overtemperature warning set for driver		130			°C
T <sub>WN_CLR</sub>	Overtemperature warning clear for driver		110			°C
T <sub>HYS</sub>	Hysteresis for thermal comparators			20		°C
		TEMP_CURR = 00b, Tj = 100C to 150C	0.097	0.1	0.103	mA
	Bias current for temp sensing diode for	TEMP_CURR = 01b, Tj = 100C to 150C	0.291	0.3	0.309	mA
I <sub>TO</sub>	pins Al1, Al3, and Al5	TEMP_CURR = 10b, Tj = 100C to 150C	0.582	0.6	0.618	mA
		TEMP CURR = 11b, Tj = 100C to 150C	0.97	1	1.03	mA

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated



Over recommended operating conditions unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		TSDTH_PS = 000b	0.95	1	1.05	V
		TSDTH_PS = 001b	1.1875	1.25	1.3125	V
		TSDTH_PS = 010b	1.425	1.5	1.575	V
	The threshold of power switch over	TSDTH_PS = 011b	1.6625	1.75	1.8375	V
V <sub>PS_TSDth</sub>	temperature protection.	TSDTH_PS = 100b	1.9	2	2.1	V
		TSDTH_PS = 101b	2.1375	2.25	2.3625	V
		TSDTH_PS = 110b	2.375	2.5	2.625	V
		TSDTH_PS = 111b	2.6125	2.75	2.8875	V
		PS_TSD_DEGLITCH = 00b		250		ns
t <sub>PS_TSDFL</sub>	Power switch thermal shutdown deglitch	PS_TSD_DEGLITCH = 01b		500		ns
49_19DFL T	time	PS_TSD_DEGLITCH = 10b		750		ns
		PS_TSD_DEGLITCH = 11b		1000		ns
GATE VO	LTAGE MONITOR					
V <sub>GMH</sub>	Gate monitor threshold value with reference to VCC2	IN+= high and IN- = low	- 4	- 3	- 2	V
V <sub>GML</sub>	Gate monitor threshold value with reference to VEE2	IN + = low and IN- = high	2	3	4	V
		GM_BLK = 00b		500		ns
	Gate voltage monitor blanking time after	GM_BLK = 01b		1000		ns
t <sub>GMBLK</sub>	driver receives PWM transition	GM BLK = 10b		2500		ns
		GM BLK = 11b		4000		ns
t <sub>GMFLT</sub>	Gate voltage monitor deglitch time	_		250		ns
I <sub>VGTHM</sub>	Charge current for VGTH measurement	VCC2 - VOUTH = 10V		2		mA
t <sub>dVGTHM</sub>	Delay time between VGTH measurement control command to gate voltage sampling point.			2300		μs
ADC						
FSR	Full scale input voltage range for A1 to A6		0	3.6	3.636	V
$V_{REF}$	Required voltage for external VREF	Accuracy of external reference directly affects the accuracy of the ADC		4		V
I L	Internal VREF output voltage			4		V
IN II	Into and a colling outs.	External reference, VREF = 4V	-1.2		1.2	LSB
INL	Integral non-linearity	Internal reference	-4		9	LSB
DAII	Differential and lines "	External reference, VREF = 4V	-0.75		0.75	LSB
DNL	Differential non-linearity	Internal reference	-0.75		0.75	LSB
t <sub>ADREFEXT</sub>	External ADC reference turn on delay time from VCC2 > V <sub>IT-(UVLO2)</sub>	V <sub>IT-(UVLO2)</sub> to 10% of VREF	10			μs
TO2	Pull up current on Al2,4,6 pins	V <sub>AI2,4,6</sub> = VREF/2, ITO2_EN=H	,	10	15	μΑ
t <sub>hybrid</sub>	IN+ hold time to cause switchover between center mode and edge mode	ADC in hybrid mode configuration		0.4		ms
t <sub>CONV</sub>	Time to complete ADC conversion			5.1		μs
t <sub>RR</sub>	Time between ADC conversions in Edge mode	ADC in edge mode or hybrid mode (after t <sub>HYBRID</sub> ) configuration		7.5		μs



# 6.9 SPI Timing Requirements

		MIN	NOM	MAX	UNIT
f <sub>SPI</sub>	SPI clock frequency <sup>(1)</sup>			4	MHz
t <sub>CLK</sub>	SPI clock period <sup>(1)</sup>	250			ns
t <sub>CLKH</sub>	CLK logic high duration <sup>(1)</sup>	90			ns
t <sub>CLKL</sub>	CLK logic low duration <sup>(1)</sup>	90			ns
t <sub>SU_NCS</sub>	time between falling edge of nCS and rising edge of CLK <sup>(1)</sup>	50			ns
t <sub>SU_SDI</sub>	setup time of SDI before the falling edge of CLK <sup>(1)</sup>	30			ns
t <sub>HD_SDI</sub>	SDI data hold time <sup>(1)</sup>	45			ns
t <sub>D_SDO</sub>	time delay from rising edge of CLK to data valid at SDO <sup>(1)</sup>			60	ns
t <sub>HD_SDO</sub>	SDO output hold time <sup>(1)</sup>	40			ns
t <sub>HD_NCS</sub>	time between the falling edge of CLK and rising edge of nCS <sup>(1)</sup>	50			ns
t <sub>HI_NCS</sub>	SPI transfer inactive time <sup>(1)</sup>	250			ns
t <sub>ACC</sub>	nCS low to SDO out of high impedance <sup>(1)</sup>		60	80	ns
t <sub>DIS</sub>	time between rising edge of nCS and SDO in tri-state <sup>(1)</sup>		30	50	ns

<sup>(1)</sup> Ensured by bench characterization.

# **6.10 Switching Characteristics**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>r</sub>	OUTH rise time	C <sub>LOAD</sub> = 10 nF			150	ns
t <sub>f</sub>	OUTL fall time	C <sub>LOAD</sub> = 10 nF			150	ns
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation delay from INP to OUTx	C <sub>LOAD</sub> = 0.1 nF, t <sub>GLITCH_IO</sub> = 00b			150	ns
t <sub>sk(p)</sub>	Pulse skew  t <sub>PHL</sub> - t <sub>PLH</sub>	C <sub>LOAD</sub> = 0.1 nF		20	50	ns
t <sub>sk-pp</sub>	Part-to-part skew - same edge	C <sub>LOAD</sub> = 0.1 nF		20	50	ns
f <sub>max</sub>	Maximum switching frequency	C <sub>LOAD</sub> = 0.1 nF, ADC disabled			50	kHz
t <sub>dFLT1</sub>	Delay from fault detection to nFLT1 pin goes LOW.	$C_{LOAD}$ = 100pF, $R_{EPU}$ = 10k $\Omega$			5	μs
t <sub>dFLT2</sub>	Delay from fault detection to nFLT2 pin goes LOW.	$C_{LOAD}$ = 100pF, $R_{EPU}$ = 10k $\Omega$			25	μs
t <sub>ASC_EN</sub>	Required hold time for ASC after ASC_EN transition			1		μs
t <sub>ASC_DLY</sub>	Delay from the ASC edge to OUTx	ASC rising	2			μs
	transition (primary side)	ASC falling		0.1		μs
t <sub>ASC_DLY</sub>	Delay from the Al6 (ASC) edge to OUTx	Al6 rising		1.8		μs
	transition (secondary side)	Al6 falling		0.3		μs
t <sub>MUTE</sub>	PWM input mute time in case of DESAT, SC, and PS_TSD fault	PWM_MUTE_EN = 1	10			ms
		IO_DEGLITCH = 00b		0		ns
	Deglitch time for the primary side IO pins	IO_DEGLITCH = 01b		70		ns
t <sub>GLITCH_IO</sub>	(exclude nCS, CLK, SDI, and SDO pins)	IO_DEGLITCH = 10b		140		ns
		IO_DEGLITCH = 11b		210		ns
		TDEAD = 000000b		0		ns
		TDEAD = 000001b	93	105	154	ns
	Dead time for shoot through protection	TDEAD = 000010b	159	175	228	ns
t <sub>DEAD</sub>	Dead time for shoot timough protection	TDEAD = 000011b	225	245	302	ns
		TDEAD = 000100b	291	315	376	ns
		TDEAD = 111111b	4178.3	4445	4748.8	ns




# **6.10 Switching Characteristics (continued)**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
IOTA DTUD	System start-up time (from power ready to nFLTx pins go high)				5	ms
t <sub>VREGxOV</sub>	VREG1 and VREG2 overvoltage detection deglitch time			30		μs




### 6.11 Typical Characteristics






### **6.11 Typical Characteristics (continued)**






### **6.11 Typical Characteristics (continued)**





# **6.11 Typical Characteristics (continued)**





## 7 Layout

### 7.1 Layout Guidelines

One must pay close attention to PCB layout in order to achieve optimum performance for the device.

#### 7.1.1 Component Placement

- Low-ESR and low-ESL capacitors must be connected close to the device between the VCC1 and GND1 pins and between the VCC2, VEE2 and GND2 pins to support high peak currents when turning on the external power transistor.
- Place the VBST and VREF caps as close to the device as possible.

### 7.1.2 Grounding Considerations

- It is essential to confine the high peak currents that charge and discharge the transistor gates to a minimal physical area. This decreases the loop inductance and minimize noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- Pay attention to high current path that includes the bootstrap capacitor. The bootstrap capacitor is recharged
  on a cycle-by-cycle basis through the diode by the VCC2 bypass capacitor. This recharging occurs in a short
  time interval and involves a high peak current. Minimizing this loop length and area on the circuit board is
  important for ensuring reliable operation.

### 7.1.3 High-Voltage Considerations

- To ensure isolation performance between the primary and secondary side, one should avoid placing any PCB traces or copper below the driver device. A PCB cutout is recommended in order to prevent contamination that may compromise the UCC51870's isolation performance.
- For half-bridge, or high-side/low-side configurations, where the high-side and low-side drivers could operate with a DC-link voltage up to 1000 VDC, one should try to increase the creepage distance of the PCB layout between the high and low-side PCB traces.

#### 7.1.4 Thermal Considerations

- The power dissipated by the device is directly proportional to the drive voltage, heavy capacitive loading, and/or high switching frequency. Proper PCB layout helps dissipate heat from the device to the PCB and minimize junction to board thermal impedance (θ<sub>JB</sub>).
- Increasing the PCB copper connecting to VCC2 and VEE2 is recommended, with priority on maximizing the connection to VEE2. However, high voltage PCB considerations mentioned above must be maintained.
- If there are multiple layers in the system, it is also recommended to connect the VCC2 and VEE2 to internal ground or power planes through multiple vias of adequate size. However, keep in mind that there shouldn't be any traces/coppers from different high voltage planes overlapping.

Submit Document Feedback

Copyright © 2022 Texas Instruments Incorporated

# 7.2 Layout Example




Figure 7-1. Layout Example

### **8 Device and Documentation Support**

## 8.1 Device Support

#### 8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

#### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- · Digital Isolator Design Guide
- Isolation Glossary
- Documentation available to aid ISO 26262 system design up to ASIL D

### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 18-Jul-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
UCC5871QDWJRQ1	Active	Production	SSOP (DWJ)   36	750   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC5871Q
UCC5871QDWJRQ1.A	Active	Production	SSOP (DWJ)   36	750   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC5871Q
UCC5871QDWJRQ1.B	Active	Production	SSOP (DWJ)   36	750   LARGE T&R	-	Call TI	Call TI	-40 to 125	

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Dec-2023

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC5871QDWJRQ1	SSOP	DWJ	36	750	330.0	24.4	10.85	13.4	4.0	16.0	24.0	Q1

# **PACKAGE MATERIALS INFORMATION**


www.ti.com 5-Dec-2023



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)	
UCC5871QDWJRQ1	SSOP	DWJ	36	750	350.0	350.0	43.0	

SMALL OUTLINE PACKAGE




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.



SMALL OUTLINE PACKAGE




NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.

6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated