









UCC33410-Q1 SLUSFK2 – JUNE 2024

UCC33410-Q1 Ultra-Small, 1.0W, 3.3V, $3kV_{RMS}$ Isolation, Automotive DC/DC Module

1 Features

- 1.0W Maximum output power
- 4.5V to 5.5V input voltage operation range
- 3.3V, 3.7V regulated selectable output voltage
 - 3.3V: 300mA available load current
- 0.5% typical load regulation
- 2mV/V typical line regulation
- Robust isolation barrier:
 - Isolation rating: 3kV_{RMS}
 - Surge capability: 6.5kV_{PK}
 - Working voltage: 1159V_{PK}
 - 200V/ns common mode transient immunity
- Power dense isolated DC/DC module with integrated transformer technology
- · Adaptive spread spectrum modulation (SSM)
- · Meets CISPR32 Class B emission
- · Strong magnetic fields immunity
- · Overload and short circuit protection
- Thermal shutdown
- · Low inrush current soft-start
- Enable pin with fault reporting mechanism
- Functional Safety-Capable
- · Planned Safety-related certifications:
 - Basic isolation per DIN EN IEC 60747-17 (VDE 0884-17)
 - 3kV_{RMS} isolation for 1 minute per UL 1577
 - UL certification per IEC 62368-1, and IEC 60601-1 end equipment standards
 - CQC approval per GB4943.1-2022
- AEC-Q100 qualified with the following results:
 - Device temperature Grade 1: –40°C to 125°C ambient operating temperature
- VSON-12 (4.0mm × 5.00mm) package

2 Applications

- Battery-Management Systems (BMS)
- HEV/EV OBC and DC/DC converter
- Isolated bias for isolated voltage and current sensors
- Isolated bias for digital isolators,
- Isolated bias for isolated RS-485, RS-422 and CAN transceivers

3 Description

UCC33410-Q1 is an automotive qualified DC/DC power module with integrated transformer technology designed to provide 1.0W of isolated output power. It can support an input voltage operation range of 4.5V to 5.5V and regulate 3.3V output voltage with a selectable headroom of 3.7V.

UCC33410-Q1 features a proprietary transformer architecture that achieves a $3kV_{RMS}$ isolation rating, while simultaneously supporting low EMI and excellent load regulation.

The UCC33410-Q1 integrates protection features for increased system robustness such as enable pin with fault reporting mechanism, short circuit protection and thermal shutdown.

The UCC33410-Q1 comes in a miniaturized, low-profile solution VSON (4.0mm × 5.00mm) package with 1.00mm height and > 4.1mm creepage and clearance

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
UCC33410-Q1	VSON-FCRLF (12)	4.0mm × 5.00mm

 For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features1	6.4 Device Functional Modes	15
2 Applications 1	6.5 Pre-Production Samples Operating Limits	15
3 Description1	7 Application and Implementation	16
4 Pin Configuration and Functions3	7.1 Application Information	16
5 Specifications4	7.2 Typical Application	16
5.1 Absolute Maximum Ratings4	7.3 Power Supply Recommendations	17
5.2 ESD Ratings4	7.4 Layout	17
5.3 Recommended Operating Conditions5	8 Device and Documentation Support	19
5.4 Thermal Information5	8.1 Device Support	19
5.5 Insulation Specifications6	8.2 Documentation Support	19
5.6 Safety-Related Certifications7	8.3 Receiving Notification of Documentation Updates	1 <mark>9</mark>
5.7 Electrical Characteristics7	8.4 Support Resources	19
5.8 External BOM Components9	8.5 Trademarks	19
6 Detailed Description10	8.6 Electrostatic Discharge Caution	19
6.1 Overview10	8.7 Glossary	19
6.2 Functional Block Diagram10	9 Revision History	19
6.3 Feature Description11	10 Mechanical and Packaging Information	20



4 Pin Configuration and Functions




Figure 4-1. VSON-FCRLF12-pin Package (Top View)

Table 4-1. Pin Functions

PIN	1	TYPE (1)	PERCENTION		
NAME NO.		TYPE (1)	DESCRIPTION		
EN/FLT	1	I/O	Multi-function Enable input pin and fault output pin. Connect to microcontroller through an $18k\Omega$ or greater pull-up resistor. Enable input pin: Forcing EN low disables the device. Pull high to enable normal device functionality. Fault output pin: This pin is pulled low for $200\mu s$ to alert that power converter is shutdown due to fault condition		
VINP	2	Р	Primary side input supply voltage pin. 2.2nF (C_{IN1}) and 22 μ F (C_{IN2}) ceramic bypass capacitors placed close to device pins are required between VINP and GNDP pins		
	3				
GNDP	4	G	Power ground return connection for VINP.		
GNDF	5		Fower ground return connection for vite.		
	6				
SEL	7	1	VCC selection pin. VCC setpoint is 3.3V when SEL is connected to VCC, and 3.7V when SEL is shorted to GNDS		
vcc	8	Р	Isolated supply output voltage pin. 2.2nF (C _{OUT1}) and 22µF (C _{OUT2}) ceramic bypass capacitors placed close to device pins are required between VCC and GNDS pins		
	9				
GNDS	10	G	Power ground return connection for VCC		
GINDS	11	9	Power ground return connection for VCC.		
	12				

⁽¹⁾ P = Power, G = Ground, I = Input, O = Output



5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

PIN	MIN	TYP MAX	UNIT
VINP to GNDP ⁽³⁾	-0.3	6	S V
EN/FLT to GNDP	-0.3	6	S V
VCC to GNDS (3)	-0.3	6	V
SEL to GNDS (3)	-0.3	6	S V
Total VCC output power at T _A =25°C, P _{OUT_VCC_MAX} (2)		1.1	W
Operating junction temperature range, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) See the VCC Load Recommended Operating Area section for maximum rated values across temperature and VINP conditions for different VCC output voltage settings.
- (3) Less than 1ms. Extended time at this voltage can affect lifetime reliability.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾	±2000	V
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011 Section 7.2	±500	V

1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification

Submit Document Feedback



5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

PIN		MIN	TYP	MAX	UNIT
V _{VINP}	Primary-side input voltage to GNDP	4.5		5.5	V
V _{EN/FLT}	EN/FLT pin voltage to GNDP	0		5.5	V
V _{VCC}	Secondary-side Isolated output voltage to GNDS	0		3.9	V
V _{SEL}	SEL pin input voltage to GNDS	0		3.9	V
P _{VCC}	VCC output power at VINP=5.0V±10%, VCC = 3.3V, T _A =25°C - 85°C (1)		1		W
P _{VCC}	VCC output power at VINP=5.0V±10%, VCC = 3.3V, T _A =105°C (1)		0.7		W
P _{VCC}	VCC output power at VINP=5.0V±10%, VCC = 3.3V, T _A =125°C (1)		0.4		W
Static CMTI	Static Common mode transient immunity rating (dV/dt rate across the isolation barrier)			200	V/ns
Dynamic CMTI	Dynamic Common mode transient immunity rating (dV/dt rate across the isolation barrier)			200	V/ns
T _A	Ambient temperature	-40		125	°C
T_J	Junction temperature	-40		150	°C

⁽¹⁾ See the VCC Load Recommended Operating Area section for maximum rated values across temperature and VINP conditions for different VCC output voltage settings.

5.4 Thermal Information

	THERMAL METRIC ⁽¹⁾	VSON-FCRLF 12 PINS	UNIT
$R_{\theta JA}$	Junction-to-ambient thermal resistance	59.7	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	7.35	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25.6	°C/W
Ψ_{JA}	Junction-to-ambient characterization parameter	59.6	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	9.3	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	29.2	°C/W

⁽¹⁾ The thermal resistances (R) are based on JEDEC board, and the characterization parameters (Ψ) are based on the EVM described in the Layout section. For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



5.5 Insulation Specifications

PARAMETER TEST CONDITIONS V CLR External clearance (1) Shortest terminal-to-terminal distance through air			
External clearance (1)	Shortest terminal-to-terminal distance through air	> 4.1	mm
External creepage (1)	Shortest terminal-to-terminal distance across the package surface	> 4.1	mm
Distance through the insulation	Minimum internal gap (internal clearance)	> 50	μm
Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
Material group	According to IEC 60664-1	I	
	Rated mains voltage ≤ 300V _{RMS}	I-IV	
Overvoltage category	Rated mains voltage ≤ 600V _{RMS}	I-IV	
	Rated mains voltage ≤ 1000V _{RMS}	1-111	
C60747-17 (VDE 0884-17) (2)		> 50 > 600 I I-IV I-IV I-III	
Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1159	V_{PK}
Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	820	V _{RMS}
	DC voltage	1159	V_{DC}
Mandana wa Angaraja at ing latina waltana	V _{TEST} = V _{IOTM} , t = 60s (qualification)	4243	V_{PK}
Maximum transient isolation voltage	V _{TEST} = 1.2 × V _{IOTM} , t = 1s (100%) production		V_{PK}
Impulse Voltage (3)	Tested in air, 1.2/50µs waveform per IEC 62368-1	5000	V_{PK}
Maximum surge isolation voltage (4)	Tested in oil (qualification test), 1.2/50µs waveform per IEC 62368-1.	6500	V_{PK}
	Method a: After I/O safety test subgroup 2/3, Vini = V_{IOTM} , tini = 60s; $V_{pd(m)}$ = 1.2 × V_{IORM} , t_m = 10s	> 4.1 > 50 > 600 I I-IV I-IV I-III 1159 ic 820 1159 4243 5091 -1 5000 6500 is ≤ 5	рС
Apparent charge ⁽⁵⁾	Method a: After environmental tests subgroup 1, Vini = V_{IOTM} , tini = 60s; $V_{pd(m)}$ = 1.3 × V_{IORM} , t_m = 10s		рС
	Method b1: At routine test (100% production) and preconditioning (type test), V_{IOTM} , V		рС
Barrier capacitance, input to output ⁽⁶⁾	$V_{IO} = 0.4 \sin (2\pi ft), f = 1MHz$	< 3	pF
	V _{IO} = 500V, T _A = 25°C	> 10 ¹²	Ω
Isolation resistance, input to output (6)	V _{IO} = 500V, 100°C ≤ T _A ≤ 125°C	> 10 ¹¹	Ω
	V _{IO} = 500V at T _S = 150°C	> 10 ⁹	Ω
Pollution degree		2	
Climatic category		40/125/21	
Withstand isolation voltage	Withstand isolation voltage V _{TEST} = V _{ISO} , t = 60s (qualification) V _{TEST} = 1.2 × V _{ISO} , t=1s (100% production)	3000	V_{RMS}
	Distance through the insulation Comparative tracking index Material group Overvoltage category CC60747-17 (VDE 0884-17) (2) Maximum repetitive peak isolation voltage Maximum working isolation voltage Impulse Voltage (3) Maximum surge isolation voltage (4) Apparent charge (5) Barrier capacitance, input to output (6) Isolation resistance, input to output (6) Pollution degree Climatic category	Distance through the insulation Minimum internal gap (internal clearance)	Distance through the insulation

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed-circuit board are used to help increase these specifications.
- (2) This coupler is suitable for *basic electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-terminal device



5.6 Safety-Related Certifications

VDE	UL	UL	UL	CQC
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify under UL 1577 Component Recognition program	Plan to certify according to IEC 62368-1	Plan to certify according to IEC 60601-1	Plan to certify according to GB4943.1-2022
Basic insulation Maximum transient isolation voltage, 4242V _{PK} ; Maximum repetitive peak isolation voltage, 1159V _{PK} ; Maximum surge isolation voltage, 6500V _{PK}	Single protection, 3000V _{RMS}	Basic insulation per UL 62368-1- 14 and IEC 62368-1 2nd Ed., 820V _{RMS} maximum working voltage (pollution degree 2, material group I)	Basic insulation per UL 60601- 1:14 and IEC 60601-1 d.3+A1,AAMI ES 60601-1 1:2005/(R)2012 and A1:2012, C1:2009/(R)2012 and A2:2010/(R)2012 CSA C22.2 No. 60601-1:2014 IEC 60601-1:2012, 250V _{RMS} maximum working voltage, 1 MOPP (Means of patient protection)	Basic insulation , Altitude ≤ 5000m, Tropical Climate, 574V _{RMS} maximum working voltage
Certificate number: (planned)	Certificate number: (planned)	File number: (planned)	Certificate number: (planned)	Certificate number: (planned)

5.7 Electrical Characteristics

Over operating temperature range (T_J = -40° C to 150°C), VINP = 5.0V, C_{IN1} = C_{OUT1} = 2.2nF, C_{IN2} = 10μ F, C_{OUT2} = 22μ F, SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at VINP=5.0V, T_A = 25° C.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT S	UPPLY (Primary-side. All voltages w	ith respect to GNDP)				
I _{VINP_Q}	VIN quiescent current,disabled	EN/FLT=Low, VINP=5.0V, no load			180	μΑ
	VINI appreting augrent no load	EN/FLT=High; VINP=4.5V-5.5V; VCC=3.3V no load		7	15	mA
I _{VINP_NL}	VIN operating current, no load	EN/FLT=High; VINP=4.5V-5.5V; VCC=3.7V no load		7	15	mA
I _{VINP_FL}	VIN operating current, full load	EN/FLT=High; VINP=5.0V; VCC=3.3V, I _{out} =300mA, T _A =25°C		400		mA
UVLOP	COMPARATOR (Primary-side. All vol	tages with respect to GNDP)				
V _{VINP_U} VLO_R	VINP under-voltage lockout rising threshold			2.8	2.9	V
V _{VINP_U} VLO_F	VINP under-voltage lockout falling threshold		2.6	2.7		V
V _{UVLO_H}	VINP under-voltage lockout hysteresis			0.1		V
OVLO C	OMPARATOR (Primary-side. All volta	ages with respect to GNDP)				
V _{VINP_O} VLO_R	VINP over-voltage lockout rising threshold			5.77	5.9	V
V _{VINP_O} VLO_F	VINP over-voltage lockout falling threshold		5.55	5.72		V
V _{VINP_H}	VINP over-voltage lockout hysteresis			0.05		V
Switchir	ng Charactarestics					
f _{Sw}	DC-DC Converter switching frequency			76		MHz
PRIMAR	Y SIDE THERMAL SHUTDOWN				'	
TSD _{P_R}	Primary-side over-temperature shutdown rising threshold		150	165		°C
TSD _{P_F}	Primary-side over-temperature shutdown falling threshold		130			°C
TSD _{P_H}	Primary-side over-temperature shutdown hysteresis			20		°C



Over operating temperature range (T_J = -40°C to 150°C), VINP = 5.0V, C_{IN1} = C_{OUT1} = 2.2nF, C_{IN2} = 10μ F, C_{OUT2} = 22μ F, SEL connected to VCC, EN/FLT = 5.0V unless otherwise noted. All typical values at VINP=5.0V, T_A = 25°C.

Enable voltage failing threshold EN/FLT = 5.0V to 0V 0.8		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Enable voltage falling threshold EN/FLT = 5.0V to 0V 0.8	EN/FLT I	PIN					
Enable voltage falling threshold EN/FLT = 5.0V to 0V 0.8	V _{EN_R}	Enable voltage rising threshold	EN/FLT = 0V to 5.0V			2.1	V
Virit EN/FLT pin voltage when faults occur With a minimum 18kohm (10% tolerance) resistor 0.5 V Virit En/FLT pull down interval when faults occur En/FLT pull down interval when faults occur En/FLT pull down interval when faults occur EN/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V Fault occur 200 µs VIVIP En/FLT > 0.5 V	V _{EN_F}	Enable voltage falling threshold	EN/FLT = 5.0V to 0V	0.8			V
EN/FLT pin Voltage with related secur Selvic EN/FLT pin Voltage with respect to GNDS	I _{EN}	Enable pin input Current	EN/FLT = 5.0V			10	μA
Fault Source Source Fault Source Source Fault Source Fau	V _{FLT}	EN/FLT pin voltage when faults occur				0.5	V
Isolated supply regulated output voltage VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 300mA 3.2 3.3 3.4 V VINP = 5.0V; VCC = 3.7V, I _{out} = 0 - 270mA 3.59 3.7 3.81 V VINP = 5.0V; VCC = 3.7V, I _{out} = 0 - 270mA 3.59 3.7 3.81 V VINP = 5.0V; VCC = 3.7V, I _{out} = 150mA 2 mV/V VINP = 4.5V - 5.5V; VCC = 3.3V, I _{out} = 150mA 2 mV/V VINP = 5.0V; VCC = 3.3V, I _{out} = 150mA 2 mV/V VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 300mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V, I _{out} = 70mA 0.500 µs VINP = 5.0V; VCC = 3.7V 0.01 0.000 0	t _{Fault}		EN/FLT > 0.5V , Fault occur		200		μs
Voc	vcc ou	TPUT VOLTAGE (Secondary-side. Al	I voltages with respect to GNDS)				
Voca Voltage ViNP = 5.0V; VCC = 3.7V,		Isolated supply regulated output	VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 300mA	3.2	3.3	3.4	V
solated supply regulated output VINP = 4.5V - 5.5V; VCC = 3.3V / 3.7V -4 4 % Wordings accuracy Voc. DC line regulation VINP = 4.5V - 5.5V; VCC = 3.3V, I _{out} = 150mA 2 mV/N Voc. DC line regulation VINP = 4.5V - 5.5V; VCC = 3.7V, I _{out} = 150mA 2 mV/N VINP = 4.5V - 5.5V; VCC = 3.7V, I _{out} = 0.303mA 0.5% VINP = 5.0V; VCC = 3.7V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.7V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 0.270mA 0.5% VINP = 5.0V; VCC = 3.3V, I _{out} = 300mA, T _A = 25°C 50 % VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V, I _{out} = 70mA 500 µs VINP = 5.0V; VCC = 3.3V VINP = 5.0V;	\/	,	VINP = 5.0V; VCC = 3.7V, I _{out} = 0 - 270mA	3.59	3.7	3.81	V
Vicc_Line Vicc	v _{CC}		VINP = 4.5V - 5.5V; VCC = 3.3V / 3.7V	-4		4	%
Vinit	.,	V DC line requisition	VINP = 4.5V - 5.5V; VCC = 3.3V, I _{out} = 150mA		2		mV/V
Vincor V	V _{CC_Line}	V _{cc} DC line regulation	VINP = 4.5V - 5.5V; VCC = 3.7V, I _{out} = 150mA		2		mV/V
VINP = 5.0V; VCC = 3.7V,	V _{CC Loa}	V 501 1 1 "	VINP = 5.0V; VCC = 3.3V, I _{out} = 0 - 303mA		0.5%		
Secondary-side over-temperature 300mA, T _A =25°C 30 79 111V 110P	d	V _{cc} DC load regulation	VINP = 5.0V; VCC = 3.7V, I _{out} = 0 - 270mA		0.5%		
VCC_Rise VCC rise time from 10% - 90% VINP = 5.0V, VCC = 3.3V, lout = 70mA VINP = 5.0V, VCC = 3.7V, lout	V _{CC_Ripp}				50	75	mV
VCC_Rise VCC rise time from 10% - 90% VINP = 5.0V, VCC = 3.7V, l _{out} = 70mA 500 µs VCC UVP UNDER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS) VUVP_H VCC under-voltage protection hysteresis VCC = 3.3V 52 66 80 mV VVVP_H VCC under-voltage protection hysteresis VCC = 3.7V 73 93 112 mV VCC OVP OVER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS) VVCC_OV VCC over-voltage protection rising threshold VCC = 3.3V 3.75 3.8 V VVCC_OV VCC over-voltage protection rising hysterisis VCC = 3.3V 0.1 V VVCC_OV VCC over-voltage protection rising hysterisis VCC = 3.7V 4.2 4.25 V VVCC_OV VCC over-voltage protection rising hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection rising hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection rising hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V VCC_OV VCC_	EFF	Efficiency P _{VCC} to P _{VINP}	VINP = 5.0V, VCC = 3.3V, I _{out} = 300mA, T _A = 25°C		50		%
VINP = 5.0V, VCC = 3.7V,	.,	VCC rise times from 400/ 000/	VINP = 5.0V, VCC = 3.3V, I _{out} = 70mA			500	μs
VCC under-voltage protection Vuvp = VCC * 90% 90 %	V _{CC_Rise}	VCC rise time from 10% - 90%	VINP = 5.0V, VCC = 3.7V, I _{out} = 70mA			500	μs
threshold ratio VUVP_H VCC under-voltage protection hysteresis VCC = 3.3V TCC OVP OVER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS) VCC_OV VCC_OV VCC over-voltage protection rising threshold VCC = 3.3V TCC = 3.3V TCC OVP OVER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS) VCC_OV VCC over-voltage protection rising threshold VCC = 3.3V TCC = 3.7V	VCC UV	P UNDER -VOLTAGE PROTECTION (Secondary-side. All voltages with respect to GNDS	;)			
NOUP_H hysteresis	K _{VCC_UV}	,	V _{UVP} = VCC * 90%		90		%
Note	V _{UVP_H}		VCC =3.3V	52	66	80	mV
VVCC_OV VCC over-voltage protection rising threshold VCC = 3.3V 3.75 3.8 V VVCC_OV VCC over-voltage protection hysterisis VCC = 3.3V 0.1 V VVCC_OV VCC over-voltage protection rising threshold VCC = 3.7V 4.2 4.25 V VVCC_OV VCC over-voltage protection hysterisis VCC = 3.7V 0.1 V SECONDARY SIDE THERMAL SHUTDOWN VCC = 3.7V 0.1 V SECONDARY SIDE THERMAL SHUTDOWN 150 165 °C TSDS_R Secondary-side over-temperature shutdown rising threshold 150 165 °C TSDS_F Secondary-side over-temperature shutdown falling threshold 130 °C TSDS_W Secondary-side over-temperature shutdown falling threshold 130 °C	V _{UVP_H}		VCC =3.7V	73	93	112	mV
threshold VCC_OV VCC over-voltage protection hysterisis VCC_OV VCC over-voltage protection rising threshold VCC_OV VCC over-voltage protection rising threshold VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V VCC_OV VCC over-voltage protection hysterisis VCC = 3.7V VCC over-voltage protection rising hysterisis VCC = 3.7V VCC over-voltage protection hysterisis V	vcc ov	P OVER -VOLTAGE PROTECTION (S	econdary-side. All voltages with respect to GNDS)			'	
hysterisis VVCC_OV VCC over-voltage protection rising threshold VCC over-voltage protection hysterisis VCC = 3.7V VCC over-voltage protection on hysterisis VCC over-voltage protection on h	V _{VCC_OV} P_R	VCC over-voltage protection rising threshold	VCC = 3.3V		3.75	3.8	V
threshold VVCC_OV VCC over-voltage protection hysterisis SECONDARY SIDE THERMAL SHUTDOWN TSD_S_R Secondary-side over-temperature shutdown rising threshold TSD_S_F Secondary-side over-temperature shutdown falling threshold TSD_S_F Secondary-side over-temperature shutdown falling threshold Secondary-side over-temperature shutdown falling threshold Secondary-side over-temperature	V _{VCC_OV} P_H	1	VCC = 3.3V		0.1		V
hysterisis SECONDARY SIDE THERMAL SHUTDOWN TSDS_R Secondary-side over-temperature shutdown rising threshold TSDS_F Secondary-side over-temperature shutdown falling threshold TSDS_F Secondary-side over-temperature Secondary-side over-temperature Secondary-side over-temperature Secondary-side over-temperature	V _{VCC_OV} P_R	VCC over-voltage protection rising threshold	VCC = 3.7V		4.2	4.25	V
Secondary-side over-temperature shutdown rising threshold TSD _{S_F} Secondary-side over-temperature shutdown falling threshold Secondary-side over-temperature shutdown falling threshold Secondary-side over-temperature Secondary-side over-temperature	V _{VCC_OV} P_H		VCC = 3.7V		0.1		V
Secondary-side over-temperature shutdown falling threshold Secondary-side over-temperature Secondary-side over-temperature Secondary-side over-temperature	SECONE	DARY SIDE THERMAL SHUTDOWN				'	
Secondary-side over-temperature	TSD _{S_R}			150	165		°C
	TSD _{S_F}			130			°C
	TSD _{S_H}				20		°C

Submit Document Feedback



5.8 External BOM Components

Over recommended conditions

	COMPONENT	NOTES	MIN	TYP	MAX	UNIT
C _{IN1}	VINP first decoupling capacitor			2.2		nF
C _{IN2}	VINP second decouling capacitor		10	22		μF
C _{OUT1}	VCC first decoupling capacitor			2.2		nF
C _{OUT2}	VCC second decoupling capacitor		10	22		μF

Product Folder Links: UCC33410-Q1



6 Detailed Description

6.1 Overview

The UCC33410-Q1 device integrates a high-efficiency, low-emissions isolated DC/DC converter. Requiring minimum passive componenets to form a completely functional DC/DC power module, the device can deliver a maximum power of 1.0W across a 3kV_{RMS} basic isolation barrier over a wide range of operating temperatures in a low profile , high power density VSON - 12-pin package.


The easy-to-use feature, low profile and high power density promotes this device for size limited, cost sensitive systems with a minimum design effort replacing bulky and expensive transformer based designs.

The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency across all loading conditions. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The VINP supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified, and regulated using a fast hysteritic burst mode control scheme that monitors VCC and ensures it is kept within the hysterisis band under normal and transient loading events while maintaining efficient operation across all loading conditions. The VCC is regulated to 3.3V or 3.7V by SEL pin connection to have enough headrome for a post regulator LDO for tighter regulation or lower output ripple requirement applications .

The device has an enable pin to turn the device on or off depending on the system requirement. Pulling enable pin low will reduce the quiscent current significantly if the system wants to operate in a low power conumption mode. The enable pin can also be used as a fault reporting pin, when connected to $18k\Omega$, the pin will be pulled low for 200μ s for any fault shutdown of the device. The device has a soft-start mechanism for a smooth and fast VCC ramp up with minimum input inrush current to avoid oversizing front-end power supplies powering the device's input.

6.2 Functional Block Diagram



Submit Document Feedback



6.3 Feature Description

6.3.1 Enable and Disable

Forcing EN/FLT pin low disables the device, which greatly reduces the VINP power consumption. Pull the EN/FLT pin high to enable normal device functionality. The EN/FLT pin has a weak internal pull-down resistor so it is not recommended to leave this pin floating in noisy systems.

6.3.2 Output Voltage Soft-Start and Steady-State Regulation

The UCC33410-Q1 has soft-start mechanism that ensures a smooth and fast soft-start operation with minimum input inrush current. The output voltage Soft-Start diagram is shown in Figure 6-1. After VINP > $V_{VINP_UVLO_R}$ and EN/FLT is pulled high, the soft-start sequence starts with a primary duty cycle open loop control. The power stage operates with a fixed burst frequency with an incremental increasing duty cycle starting at 6.5% . The rate of change of the duty cycle is pre-programmed in the part to reduce the input inrush current while building the output voltage VCC. The primary side limits the maximum duty cycle during this phase till the secondary side VCC voltage passes a certain threshold before releasing this duty cycle limit. This limit will ensure minimum input current in case the device starts on a short circuit and the VCC is not building up. Once the VCC reaches the regulation range, the duty cycle is no longer determined from the primary side controller but instead VCC hysteritic control is active to tightly regulate the output voltage within the defined hysterisis bands to reduce the output voltage ripple.

The soft-start time will vary depending on the output capacitors and loading conditions. During VCC regulation state, the burst frequency will change according to the output capacitors and loading conditions. The burst frequency will be highest at higher loading conditions and lowest at light loading conditions by which light load efficiency improvments can be achieved.




Figure 6-1. Output Voltage Soft-Start Diagram



6.3.3 Protection Features

The UCC33410-Q1 is equipped with full feature of protection functions including input under-voltage lockout, input over-voltage lockout, output under-voltage protection and over-temperature protection. In addition, the device has a fault reporting mechanism that can be utilized on the system level to report faulty conditions of the device that caused a shutdown. Under certain faulty conditions the device will shutdown and attempt an auto-restart after defined duration.

6.3.3.1 Input Under-voltage and Over-Voltage Lockout

The UCC33410-Q1 can operate at input voltage range from 4.5V to 5.5V. If the VINP < $V_{VINP\ UVLO\ F}$ or VINP > V_{VINP OVLO R} conditions occured, the converter will stop switching and part will shutdown. Once the VINP gets back in normal operation range , VINP > $V_{VINP_UVLO_R}$ or VINP < $V_{VINP_OVLO_F}$. The part will resume switching immediately without waiting for the auto-restart timer.

6.3.3.2 Output Under-Voltage Protection

The UCC33410-Q1 has under voltage protection feature to protect the part when overload condition occurs. If an overload or a short circuit occurs at VCC such that VCC < 0.9 ×VCC condition occurs, the converter will go into the duty cycle limit mode as in the soft-start operation then will shutdown after a certain deglitch time. The deglitch time is added to accommodate for any instantaneous overloading or short circuit conditions that might be removed quickly and normal operation can resume. Once the part shuts down, the part will attempt an auto-restart after 160ms. If the fault condition remains, the part will shutdown again and attempt another auto-restart.

6.3.3.3 Output Over-Voltage Protection

The UCC33410-Q1 has over voltage protection feature to protect the load against over-voltage conditions. If an over-voltage, the converter will go into the duty cycle limit mode as in the soft-start operation then will shutdown after a certain deglitch time. Once the part shuts down, the part will attempt an auto-restart after 160ms. If the fault condition remains, the part will shutdown again and attempt another auto-restart.



6.3.3.4 Over-Temperature Protection

The UCC33410-Q1 integrates the primary-side, secondary-side power stages, as well as the isolation transformer. The power loss caused by the power conversion causes the module temperature higher than the ambient temperature. To ensure the safe operation of the power module, the device is equipped with over-temperature protection. Both the primary-side power stage, and the secondary-side power stage temperatures are sensed and compared with the over-temperature protection threshold. If the primary-side power stage temperature becomes higher TSD_{P_R} , or the secondary-side power stage temperature becomes higher than TSD_{S_R} , the module enters over-temperature protection mode. The module stops switching after a defined deglitch time, report the fault and attempt an auto-restart after 160ms.

6.3.3.5 Fault Reporting and Auto-Restart

The UCC33410-Q1 has a fault reporting mechanism that can alert a system level MCU or monitoring circuitry of faulty onditions on the device that resulted in a shutdown. If an input over-voltage , over-temperature or output under voltage protection faults occur. The primary-side controller and fault monitoring system will enable a current source that will sink I_{Fault} current for t_{Fault} duration. If a resistor >18k Ω is connected between the MCU and the EN/FLT pin, the V_{FLT} will be pulled low for the same t_{Fault} duration whenever one of the abovementioned faults occur that resulted in a shutdown of the device as shown in Figure 6-2. If the fault reporting mechanism is not required on the system, the EN/FLT pin can be connected directly to the enable source voltage without the $18k\Omega$ resistor.

The device has a auto-restart feature that occur after the device is shutdown only due to when output undervoltage or over-temperature faults occur. After the t_{Fault} time expires, a 160ms timer will start and the part will attemp a new soft-start sequence as shown in Figure 6-3. If the fault has been removed, the VCC will soft-start to regulation successfully. If the fault remains , the part will shutdown again and report the fault. The device can continuously operate safely in hiccup mode as long as the fault occurs.




Figure 6-2. Fault Reporting Mechanism




Figure 6-3. Auto-restart operation



6.3.4 VCC Output Voltage Selection

The UCC33410-Q1 can program the VCC voltage accoring to the SEL pin connection. The SEL pin voltage is monitored during soft-start sequence. The output voltage is then programmed to 3.3V with SEL = VCC or 3.7V with SEL = GNDS. Note that after this initial monitoring, the SEL pin no longer affects the VCC output level. In order to change the output mode selection, either the EN/FLT pin must be toggled or the VINP power supply must be cycled off and back on.

6.3.5 VCC Load Recommended Operating Area

Figure 6-4 depicts the device VCC regulation behavior across the output load range, including when the output is overloaded. For proper device operation, ensure that the device VCC output load does not exceed the maximum output current I_{OUT_MAX} . The value for I_{OUT_MAX} over different temperature and V_{INP} conditions are shown from "TBD". If the UCC33410-Q1 is loaded beyond the recommended operating area, the VCC will drop and once it goes below the VCC_UVP threshold, the part enters a power limiting mode to avoid stressing the device till power stage stop switching and shutdown.




Figure 6-4. VCC Load Recommended Operating Area Description

6.3.6 Electromagnetic Compatibility (EMC) Considerations

UCC33410-Q1 devices use spread spectrum modulation algorithm for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh industrial environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as IEC 61000-4-x, CISPR 32 and CISPR-25. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the device incorporates many chip-level design improvements for overall system robustness.

Submit Document Feedback



6.4 Device Functional Modes

Table 6-1 lists the supply functional modes for this device.

Table 6-1. Device Functional Modes

INP	UTS	Isolated Supply Output Voltage (VCC) Setpoint		
EN/FLT	SEL			
HIGH	Shorted to VCC	3.3V		
HIGH	Shorted to GNDS	3.7V		
Low	x	0V		
OPEN ⁽¹⁾	OPEN ⁽¹⁾	UNSUPPORTED		

(1) The SEL and EN/FLT pins has an internal weak pull-down resistance to ground, but leaving this pin open is not recommended.

6.5 Pre-Production Samples Operating Limits

UCC33410-Q1 pre-production samples have the following operating limits. Production devices will have these limitations removed.

- For ambient operating temperature < 0°C, the following sequence is required to allow the device reach regulation point during start-up. EN/FLT pin required to be high (V_{EN/FLT} > V_{EN_R}) before applying input voltage VINP to the device. This can be achieved by connecting EN/FLT pin after the 18kΩ resistor directly to the VINP pin and applying VINP with rise time > 6ms on the device.
- 2. For ambient operating temperature < 0°C, the following protection features; short-circuit, UVP and OVP protections of VCC output are disabled. Fault reporting and auto-restart features due to these faults will be disabled as well. If the part shuts down as a result of fault condition, the part will require to follow the same condition in step 1 above to restart and reach regulation. This require to recycle VINP by falling below V_{VINP UVLO F} and then rising above V_{VINP UVLO R} with the same > 6ms rise time.



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The UCC33410-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

7.2 Typical Application

Typical Application shows the schematic for the UCC33410-Q1 device supplying an isolated load.




Figure 7-1. Typical Application

7.2.1 Design Requirements

To design using UCC33410-Q1, a few simple design considerations must be evaluated. Table 7-1 shows some recommended values for a typical application. See Section 7.3 and Section 7.4 sections to review other key design considerations for the UCC33410-Q1.

Table 7-1. Design Parameters

PARAMETER	RECOMMENDED VALUE			
Input supply voltage, VINP	4.5V to 5.5V			
First Decoupling capacitance between VINP and GNDP	2.2nF, 16V, ± 10%, X7R			
Second Decoupling capacitance between VINP and GNDP	22μF, 16V, ± 10%, X7R			
First Decoupling capacitance between VCC and GNDS	2.2nF, 16V, ± 10%, X7R			
Second Decoupling capacitance between VCC and GNDS	22μF, 16V, ± 10%, X7R			
EN/FLT pin resistor for fault reporting	18kΩ			

Submit Document Feedback



7.2.2 Detailed Design Procedure

The UCC33410-Q1 design procedure is very simple, the device requires two decoupling capacitors connected between VINP and GNDP pins for the input supply, and two decoupling capacitors for the isolated output supply placed between VCC and GNDS pins to form a completely functional DC/DC converter.

A low ESR, ESL ceramic capacitors are recommended to be connected close to the device pins. It should be noted that the effective burst frequency would be impacted by the selected VCC output capacitor

7.3 Power Supply Recommendations

The recommended input supply voltage (VINP) for the UCC33410-Q1 is between 4.5V and 5.5V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Place local bypass capacitors between the VINP and GNDP pins at the input, and between VCC and GNDS at the isolated output supply. The input supply must have an appropriate current rating to support output load required by the end application.

7.4 Layout

7.4.1 Layout Guidelines

The UCC33410-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Proper PCB layout is important in order to achieve optimum performance. Here is a list of recommendations:

- Place decoupling capacitors as close as possible to the device pins. For the input supply, place 0402 and
 0805 ceramic capacitor between pin 2 (VINP) and pins 3, 4, 5 and 6 (GNDP). For the isolated output supply,
 place 0402 and 0805 ceramaic capacitora between pin 8 (VCC) and pins 9, 10, 11 and 12 (GNDS). This
 location is of particular importance to the input decoupling capacitor, because this capacitor supplies the
 transient current associated with the fast switching waveforms of the power drive circuits.
- Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the
 respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present
 on all GNDP and GNDS pins for best heat-sinking. Placing vias close to the device pins and away from
 the high frequency path between the ceramic capacitors and the device pins is essential for better thermal
 performance.
- If space and layer count allow, it is also recommended to connect the VINP, GNDP, VCC and GNDS pins to
 internal ground or power planes through multiple vias of adequate size. Alternatively, make traces for these
 nets as wide as possible to minimize losses.
- Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (GNDS) on the PCB outer layers. The effective creepage and or clearance of the system reduces if the two ground planes have a lower spacing than that of the device package.
- To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC33410-Q1 device on the outer copper layers.



7.4.2 Layout Example




Figure 7-2. Layout Example



8 Device and Documentation Support

8.1 Device Support

8.2 Documentation Support

8.2.1 Related Documentation

For related documentation see the following:

Isolation Glossary

8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

DATE	REVISION	NOTES
June 2024	*	Advance Information Release



10 Mechanical and Packaging Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




RAQ0012C



PACKAGE OUTLINE

VSON-FCRLF - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 This drawing is subject to change without notice.






EXAMPLE BOARD LAYOUT

RAQ0012C

VSON-FCRLF - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



Submit Document Feedback




EXAMPLE STENCIL DESIGN

RAQ0012C

VSON-FCRLF - 1.05 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
PUCC33410QRAQRQ1	Active	Preproduction	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC33410QRAQRQ1.A	Active	Preproduction	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
PUCC33410QRAQRQ1.B	Active	Preproduction	VSON-FCRLF (RAQ) 12	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

OTHER QUALIFIED VERSIONS OF UCC33410-Q1:

● Catalog : UCC33410


NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

5 x 4, 0.65 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 3. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 4. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated