SLUS865-OCTOBER 2008



# LED LIGHTING POWER CONTROLLER

#### **FEATURES**

- Transition Mode Controller for Low Implementation Cost of AC Input LED Lighting Applications
- Implements Single Stage Power Factor Corrected LED Driver
- Enhanced Transient Response With Slew-Rate Comparator
- Interfaces with Traditional Wall Dimmers
- Accurate Internal V<sub>REF</sub> for Tight Output Regulation
- Two UVLO Options
- Overvoltage Protection (OVP), Open-Feedback Protection and Enable Circuits
- ±750-mA Peak Gate Drive Current
- Low Start-Up and Operating Currents
- Lead (Pb)-Free Packages


#### **APPLICATIONS**

- AC Input General Lighting Applications Using HB LEDs
- Industrial, Commercial and Residential Lighting Fixtures
- Outdoor Lighting: Street, Roadway, Parking, Construction and Ornamental LED Lighting Fixtures

#### DESCRIPTION

The UCC28810 and UCC28811 are general lighting power controllers for low to medium power lumens applications requiring power factor correction and EMC compliance. It is designed for controlling a flyback, buck or boost converter operating in critical conduction mode. It features a transconductance voltage amplifier for feedback error processing, a simple current reference generator for generating a current command proportional to the input voltage, a current-sense (PWM) comparator, PWM logic and a totem-pole driver for driving an external FET.

#### SIMPLIFIED APPLICATION DIAGRAM





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TEXAS INSTRUMENTS

#### **DESCRIPTION (CONTINUED)**

In the critical conduction mode operation, the PWM circuit is self-oscillating with the turn-on being governed by a transformer zero energy detector (TZE pin) and the turn-off being governed by the current sense comparator. Additionally, the controller provides features such as peak current limit, restart timer, overvoltage protection (OVP), and enable.

The efficient system performance is attained by incorporation of zero power detect function which allows the controller output to shut down at light load conditions without running into overvoltage. The device also features an innovative slew rate enhancement circuit which improves the large signal transient performance of the voltage error amplifier. The low start-up and operating currents of the device result in low power consumption and ease of start-up. The highly-accurate internal bandgap reference leads to tight regulation of the output voltage in normal and OVP conditions, resulting in higher system reliability. The enable comparator ensures that the controller is off if the feedback sense path is broken or if the input voltage is very low.

There are two key parametric differences between UCC28810 and UCC28811, the UVLO turn-on threshold and the  $g_M$  amplifier source current. The UVLO turn-on threshold of the UCC28810 is 15.8 V and for the UCC28811 it is 12.5 V. The  $g_M$  amplifier source current for UCC28810 is typically 1.3 mA, and for the UCC28811 it is 300 $\mu$ A. The higher UVLO turn-on threshold of the UCC28810 allows quicker and easier start-up with a smaller VDD capacitance while the lower UVLO turn-on threshold of UCC28811 allows operation of the critical conduction mode controller to be easily controlled by the downstream PWM controller in two-stage power converters. The UCC28810  $g_M$  amplifier also provides a full 1.3-mA typical source current for faster start-up and improved transient response when the output is low either at start-up or during transient conditions. The UCC28811 is suitable for applications such as street lights and larger area luminaires where a two-stage power conversion is needed. The UCC28810 is suitable for applications such as commercial or residential retrofit luminaires where there is no down-stream PWM conversion and the advantages of smaller VDD capacitor and improved transient response can be realized.

Devices are available in the industrial temperature range of -40°C to 105°C. Package offering is an 8-pin SOIC (D) package.

#### ORDERING INFORMATION(1)

$T_A = T_J$		RESHOLD GE (V)	g <sub>M</sub> AMPLIFIER SOURCE CURRENT	PACKAGE	PIN COUNT	SUPPLY	ORDERABLE DEVICE NUMBER	
	ON OFF		<b>(μA)</b>		COUNT		DEVICE NUMBER	
	15.0	9.7	-1300	6		Tube of 80	UCC28810D	
–40°C to 105°C	15.8	9.1	-1300		0	Reel of 2500	UCC28810DR	
-40°C to 105°C	10 E	0.7	-300	D	8	Tube of 80	UCC28811D	
	12.5 9.7		_300			Reel of 2500	UCC28811DR	

<sup>(1)</sup> D (SOIC-8) package is available taped and reeled. Add R suffix to device type (e.g. UCC28810DR) to order quantities of 2,500 devices per reel.

#### ABSOLUTE MAXIMUM RATINGS(1)

		VALUE	UNIT
lanut valtaga	VDD (Internally clamped)	20	
Input voltage	VSENSE, VINS, ISENSE	5	V
Minimum input voltage	VSENSE, VINS, ISENSE	-5	•
Innut ourrent	VDD	30	A
Input current	TZE	±10	mA
Output current	GDRV	±750	mA
Output voltage	GDRV	-5	V
T <sub>stg</sub> Storage	emperature	-55 to 150	
T <sub>J</sub> Operatin	g temperature	-65 to 150	°C
Soldering tempera	ture	300	

<sup>(1)</sup> Permanent device damage may occur if Absolute Maximum Ratings are exceeded. Exposure to conditions beyond the operational limits for extended periods of time may affect device reliability. Currents are positive into, and negative out of the specified terminal.

Submit Documentation Feedback



## PACKAGE DISSIPATION RATINGS(1)

PACKAGE	THERMAL IMPEDANCE JUNCTION-TO-AMBIENT (°C/W)
Plastic 8-Pin Small Outline	150

(1) TI device packages are modeled and tested for thermal performance using printed circuit board designs outlined in JEDEC standards JESD 51-3 and JESD 51-7.

**INSTRUMENTS** 



#### **ELECTRICAL CHARACTERISTICS**

 $-40^{\circ}\text{C} \leq \text{T}_{\text{A}} = \text{T}_{\text{J}} \leq 105^{\circ}\text{C}, \ \text{V}_{\text{VDD}} = 12 \ \text{V}_{\text{DC}}, \ \text{C}_{\text{GDRV}} = 0.1 - \mu\text{F} \ \text{from VDD to GND, all voltages are with respect to GND.}$ 

	PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY							
$V_{VDD}$	Operating voltage					18	V
	Shunt voltage		I <sub>VDD</sub> = 25 mA	18	19	20	V
	Supply current, off		V <sub>VDD</sub> = V <sub>VDD</sub> turn-on threshold –300 mV		75	125	μΑ
	Supply current, disabled		V <sub>VSENSE</sub> = 0.5 V		2	4	
$I_{VDD}$	Supply current, on		75 kHz, C <sub>GDRV</sub> = 0 nF		4	6	mA
	Supply current, dynamic ope	erating	75 kHz, C <sub>GDRV</sub> = 1 nF		5	7	ì
UVLO							
	VDD turn on threshold			15.4	15.8	16.4	
	VDD turn-on threshold  UCC28811  VDD turn-off threshold			12.0	12.5	13.0	V
				9.4	9.7	10.0	ı
	LIV/I O harataman's	UCC28810		5.8	6.3	6.8	
$V_{UVLO}$	UVLO hysteresis	UCC28811		2.3	2.8	3.3	V
VOLTAGE	AMPLIFIER (VSENSE)	•					
$V_{REF}$	Internal voltage reference			2.45	2.50	2.55	V
I <sub>BIAS</sub>	Input bias current					0.5	μΑ
	EAOUT high		V <sub>VSENSE</sub> = 2.1 V	4.5		5.5	V
	EAOUT low		V <sub>VSENSE</sub> = 2.55 V		1.80	2.45	V
9м	Transconductance		T <sub>J</sub> = 25°C, V <sub>EAOUT</sub> = 3.5 V	60	90	130	μS
	0	LICC28810		-0.2	-1.0		mA
I <sub>EAOUT,SRC</sub>	Source current	UCC28811	$V_{VSENSE} = 2.1 \text{ V}, V_{EAOUT} = 3.5 \text{ V}$	-200	-300	-400	μΑ
I <sub>EAOUT,SNK</sub>	Sink current		V <sub>VSENSE</sub> = 2.1 V, V <sub>EAOUT</sub> = 3.5 V	0.2	1.0		mA
OVERVOL	TAGE PROTECTION / ENAB	LE (VSENSE)	1			· ·	
V	Overwelle we reference	UCC28810		V <sub>VREF</sub> + 0.165	V <sub>VREF</sub> +0.190	V <sub>VREF</sub> +0.210	V
V <sub>OV(ref)</sub>	Overvoltage reference	UCC28811		V <sub>VREF</sub> + 0.150	V <sub>VREF</sub> + 0.180	V <sub>VREF</sub> + 0.210	V
	I hadaaa da	UCC28810		175	200	225	>/
	Hysteresis	UCC28811		150	180	210	mV
	Facility through ald	UCC28810		0.62	0.67	0.72	
	Enable threshold	UCC28811		0.18	0.23	0.28	V
	Enable hysteresis			0.05	0.10	0.20	V
CURRENT	REFERENCE GENERATOR						
K	Current reference generator	gain constant	V <sub>VINS</sub> = 0.5 V, V <sub>EAOUT</sub> = 3.5 V	0.43	0.65	0.87	1/V
	Dynamic input range, V <sub>VINS</sub>	INPUT		0 to 2.5	0 to 3.5		V
V <sub>EAOUT</sub>	Error amplifier dynamic inpu			2.5 to 3.8	2.5 to 4.0		V
	Input bias current, VINS				0.1	1.0	μА





www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

 $-40^{\circ}C \leq T_{A} = T_{J} \leq 105^{\circ}C, \ V_{VDD} = 12 \ V_{DC}, \ C_{GDRV} = 0.1 - \mu F \ from \ VDD \ to \ GND, \ all \ voltages \ are \ with \ respect to \ GND.$ 


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
ZERO PO	WER		•			
V <sub>EAOUT</sub>	Zero power comparator threshold <sup>(1)</sup>		2.1	2.3	2.5	V
TRANSFO	RMER ZERO ENERGY DETECT		<u> </u>			
	Input threshold (rising edge) <sup>(1)</sup>		1.00	1.25	1.80	V
	Hysteresis <sup>(1)</sup>		250	350	450	mV
	Input high clamp	I <sub>TZE</sub> = 3 mA		5	6	V
	Input low clamp	I <sub>TZE</sub> = -3 mA	0.30	0.65	0.90	V
t <sub>RSRT</sub>	Restart time delay		200	400		μs
CURRENT	SENSE COMPARATOR		<u> </u>			
I <sub>BIAS</sub>	Input bias current	V <sub>ISENSE</sub> = 0 V		0.1	1.0	μΑ
	Input offset voltage <sup>(1)</sup>		-10		10	mV
t <sub>DLY</sub>	Delay to output	ISENSE to GDRV		300	400	ns
	Maximum current sense threshold voltage		1.55	1.70	1.80	V
PFC GAT	DRIVER		<u> </u>			
R <sub>PULLUP</sub>	GDRV pull up resistance	I <sub>GDRV</sub> = −125 mA		5	12	Ω
R <sub>PULLDN</sub>	GDRV pull down resistance	I <sub>GDRV</sub> = 125 mA		2	10	Ω
t <sub>RISE</sub>	GDRV output rise time	$C_{GDRV}$ = 1 nF, $R_{GRDV}$ = 10 $\Omega$		25	75	ns
t <sub>FALL</sub>	GDRV output fall time	$C_{GDRV} = 1 \text{ nF}, R_{GRDV} = 10 \Omega$		10	50	ns

<sup>(1)</sup> Ensured by design. Not production tested.


## **Table 1. PIN DESCRIPTIONS**

TERMINAL		1/0	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
EAOUT	2	0	Output of the transconductance error amplifier. The output current capability of this pin is $10~\mu\text{A}$ under normal conditions, but increases to 1 mA when the voltage on VSENSE rises above 2.5 V. The EAOUT voltage is one of the inputs to the current reference generator, with a dynamic input range of 2.5 V to 4.0 V. During zero energy or overvoltage conditions, this pin goes below 2.5 V, nominal. When it goes below 2.3 V, the zero energy detect comparator is activated which prevents the gate drive from switching. Loop compensation components are connected between this pin and ground, or can be connected directly to the collector of the opto coupler in isolated applications.
GND	6	-	The device reference ground. All bypassing elements are connected to the GND pin with the shortest traces possible.
GDRV	7	0	The gate drive output driving the flyback, buck, or boost switch. This output is capable of delivering up to 750-mA peak currents during turn-on and turn-off. An external gate drive resistor may be needed to limit the peak current depending upon the VDD voltage being used. Below the UVLO threshold, the output is held low.
ISENSE	4	I	This pin senses the instantaneous switch current in the external switch and uses this signal as the internal ramp for the current sense comparator. A small internal noise filter is provided. If additional filtering is needed, an external R-C filter may be added to further suppress noise spikes. An internal clamp on the current reference generator output terminates the switching cycle if $V_{\text{ISENSE}}$ exceeds 1.7 V. An internal 75-mV offset is added to ISENSE signal to limit the zero crossing distortion. The ISENSE threshold voltage is approximately equal to: $V_{\text{ISENSE}} \cong 0.67 \times \left(V_{\text{EAOUT}} - 2.5 \text{V}\right) \times \left(V_{\text{VINS}} + 75 \text{mV}\right)$
TZE	5	I	This pin is the input for the transformer zero energy detect comparator. A bias winding can be used to sense the transformer zero energy. The transition is detected when the inductor current falls to zero and the TZE input goes low. Internal active clamps are provided to prevent TZE from going below ground or rising too high. If zero energy is not detected within 400 $\mu$ s, a restart timer sets the latch and the gate drive high.
VDD	8	ı	The supply voltage for the device. This pin must be bypassed with a high-frequency capacitor (not less than $0.1~\mu F$ ) and tied directly to GND with the shortest traces possible. The UCC28810 has a wide UVLO hysteresis, typically 6.3 V, which allows use of a lower value holdup capacitor on VDD, resulting in faster start up. The UCC28811 has a narrow UVLO hysteresis, typically 2.8 V, and a typical turn-on threshold of 12.5 V for applications where the device needs to be controlled by a downstream PWM controller. This narrower UVLO hysteresis requires a larger value holdup capacitor.
VINS	3	I	This pin senses the instantaneous regulator input voltage through an external voltage divider. The VINS voltage acts as one of the inputs to the current reference generator. The recommended operating range is 0 V to 3.8 V at high line.
VSENSE	1	I	This pin is the inverting input to the transconductance amplifier, with a nominal value of 2.5 V, and is also the input to the OVP comparator. Pulling this pin below the ENABLE threshold turns off the output switching, providing the ability to externally disable the converter. This function also provides feedback fault protection, ensuring no runaway if the feedback path is open. When using the internal error amplifier, this pin senses the output voltage through a voltage divider.

## SOIC-8 PACKAGE (TOP VIEW)




Instruments



#### **BLOCK DESCRIPTION**

**INSTRUMENTS** 

#### **BLOCK DIAGRAM**



#### **UVLO and Reference Circuit**

This circuitry generates a precision reference voltage used to obtain a tightly controlled UVLO threshold. In addition to generating a 2.5-V reference for the noninverting terminal of the  $g_M$  amplifier, it generates the reference voltages for OVP, enable, zero energy detect and the current reference generator circuits. An internal rail of 7.5 V is also generated to drive all the internal circuitry.

#### **Error Amplifier**

The voltage error amplifier in the UCC2881x is a transconductance amplifier with a typical transconductance value of  $90\,\mu\text{S}$ . The advantage in using a transconductance amplifier is that the inverting input of the amplifier is solely determined by the external resistive-divider from the output voltage and not the transient behavior of the amplifier itself. This allows the VSENSE pin to be used for sensing over voltage conditions.

The sink and source capability of the error amplifier is approximately 10  $\mu$ A during normal operation of the amplifier. But when the VSENSE pin voltage is beyond the normal operating conditions (V<sub>VSENSE</sub> >1.05 × V<sub>REF</sub>, V<sub>VSENSE</sub> < 0.88 × V<sub>REF</sub>), additional circuitry to enhance the slew-rate of the amplifier is activated. Enhanced slew-rate of the compensation capacitor results in a faster start-up and transient response. This prevents the output voltage from drifting too high or too low, which can happen if the compensation capacitor were to be driven by the normal drive current of 10- $\mu$ A. When VSENSE rises above the normal range, the enhanced sink current capability increases to 1 mA, nominal. When VSENSE falls below the normal range, the UCC28810 can source more than 1 mA and the UCC28811 sources approximately 300  $\mu$ A. The limited source current in the UCC28811 helps to gradually increase the error voltage on the EAOUT pin preventing a step increase in line current. The actual rate of increase of the voltage on the EAOUT pin is dependent on the compensation network externally connected to the EAOUT pin.



#### Transformer Zero Energy Sense and Restart Timer Circuits

When all of the energy stored in the transformer has been delivered to the load, the voltage across the primary winding falls to zero. This voltage can be sensed by monitoring the bias winding of the transformer. The internal active clamp circuitry prevents the voltage from going to a negative or a high positive value. The clamp has the capability to sink and source 10 mA. The resistor value in series with the bias winding should be chosen to limit the pin current to less than 10 mA under all operating conditions. The rising edge threshold of the TZE sense comparator can be as high as 2.0 V. If the bias winding is not used to power the controller then it should be chosen such that the positive voltage (when the power MOSFET is off) at the TZE pin is greater than 2.0 V, limited to less than 10 mA.

The restart timer attempts to set the gate drive high when the gate drive remains off for more than 400  $\mu$ s nominally. The minimum time period of the timer is 200  $\mu$ s. This translates to a minimum switching frequency of 5 kHz. The primary inductance value is chosen for switching frequencies greater than 5 kHz.

#### **Enable Circuit**

The gate drive signal is held low if the voltage at the VSENSE pin is less than the ENABLE threshold. This feature can be used to disable the converter by pulling VSENSE low. If the output feedback path is broken, VSENSE is pulled to ground and the output is disabled to protect the power stage.

#### **Zero Energy Detect Circuit**

When the output of the  $g_M$  amplifier goes below 2.3 V, the zero power comparator latches the gate drive signal low. The slew rate enhancement circuitry of the  $g_M$  amplifier that is activated during overvoltage conditions slews the EAOUT pin to approximately 2.4 V. This ensures that the zero power comparator is not activated during transient behavior (when the slew rate enhancement circuitry is activated).


#### **Current Reference Generator Circuit**

The current reference generator has two inputs. One is the error amplifier output voltage ( $V_{EAOUT}$ ), while the other is instantaneous input voltage sense ( $V_{VINS}$ ) which is obtained by a resistive divider from the rectified line. The current reference generator creates a current sense threshold signal that is approximately equal to 0.67 ×  $V_{VINS}$  × ( $V_{EAOUT}$ =2.5 V). There is a positive offset of 75 mV added to the VINS signal in order to improve the zero-crossing distortion and hence the THD performance of the controller in the application. The dynamic range of the inputs can be found in the electrical characteristics table.

#### Overvoltage Protection (OVP) Circuit

The OVP feature in this device is not activated under most operating conditions because of the presence of the slew rate enhancement circuitry present in the error amplifier. As soon as the output voltage reaches 5% to 7% above the nominal value, as detected by VSENSE, the slew rate enhancement circuit is activated, and the error amplifier output voltage is pulled below the dynamic range of the current reference generator. This prevents further rise in the output voltage.

If the EAOUT pin is not pulled low fast enough, and the output voltage rises further, the OVP circuit acts as a second line of protection. When the voltage at the VSENSE pin is more than 7.5% of the nominal value [ $>(V_{REF}+0.190)$ ], the OVP feature is activated. It stops the gate drive from switching as long as the voltage at the VSENSE pin is above the nominal value ( $V_{REF}$ ). This prevents the output dc voltage from going above 7.5% of the regulated value, and protects the other components of the system.






www.ti.com

#### TYPICAL CHARACTERISTICS

Unless otherwise noted,  $V_{VDD}=12 \text{ V}$ ,  $-40^{\circ}\text{C} \leq T_A = T_J \leq 105^{\circ}\text{C}$ 



## **TYPICAL CHARACTERISTICS (continued)**

Unless otherwise noted,  $V_{VDD}=12 \text{ V}$ ,  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 105^{\circ}\text{C}$ 




Figure 5.

# ISENSE INPUT VOLTAGE VS CURRENT REFERENCE GENERATOR INPUT VOLTAGE




Figure 7.

# INTERNAL REFERENCE VOLTAGE VS JUNCTION TEMPERATURE

**NSTRUMENTS** 




Figure 6.

# CURRENT SENSE TO DRIVER DELAY TIME vs JUNCTION TEMPERATURE




Figure 8.



## TYPICAL CHARACTERISTICS (continued)

Unless otherwise noted,  $V_{VDD}=12 \text{ V}$ ,  $-40^{\circ}\text{C} \leq T_{A} = T_{J} \leq 105^{\circ}\text{C}$ 

**NSTRUMENTS** 




Figure 9.

## TRANSCONDUCTANCE AMPLIFIER CURRENT VS OUTPUT SENSE VOLTAGE




Figure 11.

# TRANSCONDUCTANCE AMPLIFIER CURRENT vs OUTPUT SENSE VOLTAGE




Figure 10.

## **OVERVOLTAGE PROTECTION THRESHOLD** vs JUNCTION TEMPERATURE




Figure 12.

# **TYPICAL CHARACTERISTICS (continued)**

Unless otherwise noted,  $V_{VDD}$ =12 V,  $-40^{\circ}C \le T_A = T_J \le 105^{\circ}C$ 

# TZE DETECTOR CURRENT VS TZE DETECTOR VOLTAGE I<sub>TZE</sub> - Transformer Zero Energy Detector Current - mA 10 8 6 4 2 0 -2 -4 -6 -10 2 5 V<sub>TZE</sub> - Transformer Zero Energy Detector Voltage - V

# Sultrans 300 25 50 75 100 125

**RESTART TIME** 

**INSTRUMENTS** 

Figure 13.



 $T_J$  – Junction Temperature – °C




Figure 15. Voltage Amplifier Outputs



#### **REFERENCE DESIGNS**

#### **REFERENCE DESIGN 1**

**INSTRUMENTS** 

#### Introduction

This reference design, (schematic shown in Figure 16) uses the UCC28810 LED lighting power controller in a 25-W single stage triac dimmable PFC flyback converter. The input accepts a voltage range of 85 VAC to 305 VAC and the output provides a regulated 750-mA current source to drive the LEDs.




Figure 16. Reference Design 1: 25-W PFC Flyback Converter



#### THEORY OF OPERATION

**INSTRUMENTS** 

#### Transition Mode Operation

When the primary MOSFET switch is turned on, the drain current ramps from zero to a peak value determined by the current reference generator output, which is the combination of the EAOUT pin voltage and the AC line voltage waveform applied to the VINS pin. The EAOUT pin sets the power level to be transferred to the secondary over the half sinewave cycle, and the current reference generator forces the peak switch current to track the input line voltage to improve the power factor.

When the main switch is turned off, the peak current in the flyback inductor is transferred to the secondary side and flows through the output diode to the output capacitors. This current drops to zero at the rate determined by the output winding inductance and the output capacitor voltage. When the output current reaches zero, the diode stops conducting, and all of the output windings and the drain of the MOSFET ring down towards ground. This ringing is detected on the primary side by the TZE pin of the UCC28810 as it rings below approximately 1.4 V on the bias winding. This triggers the next switch-on pulse to start very near the valley of the ringing waveform on the drain of the FET, which lowers the switching losses due to  $C_{\rm OSS}$  and reduces EMI generated by the turn on of the FET

#### Input Filter Damping Network

Offline flyback converters typically need common mode and differential mode input EMI filters to meet EMI specifications. When a triac dimmer is used with a typical L-C EMI filter, the sharp turn on edge that is generated by the triac phase control causes the LC filter to ring back and set up an oscillation between the triac and the L-C filter. For this reason, the differential part of the filter is damped with a R-L network across the inductor. This can also be accomplished with an R-C damping network across the capacitor. L3 and R5 are the damping components in the schematic shown in Figure 17.




Figure 17. Input Filter Damping Network

# TEXAS INSTRUMENTS

#### High Voltage Startup Circuit

In LED lighting applications it is important that the light source starts quickly after the input power is switched on. In the circuit shown in Figure 18, the FET Q1 is turned on at a rate determined by R2 plus R3 and C4. The source follows the gate as it rises. When the source reaches approximately 18.7 V, Q3 prevents the source from increasing, and the UCC28810 starts. When the supply begins to deliver power to the output, V<sub>BIAS</sub> is higher than 12.7 V, and Q2 lowers the gate voltage of Q1 to turn off the startup current path and improve efficiency. For single range input supplies, or supplies that can start more slowly, R4, R8, and D9 can be populated to start the supply. However, the power dissipation in normal operation is much higher and reduces the efficiency.




Figure 18. High-Voltage Startup Circuit

#### Primary-Side Soft Start

The circuit shown in Figure 19 provides an open-loop soft-start that allows the EAOUT pin to slowly rise on the primary side until the secondary-side error amplifier and soft-start function can take over control of the power stage.

When  $V_{VDD}$  is applied to the device, C20 is slowly charged to one-half of the voltage on the VDD pin and holds the EAOUT pin to the voltage on C20 plus the  $V_{BE}$  of Q6. As the voltage on C20 slowly rises, the EAOUT pin tracks it until the voltage on C20 is above the normal operating point of the EAOUT pin. At some point, the secondary-side error amplifier takes control of the EAOUT pin as it also has a slowly ramping reference that provides a closed-loop soft start.




Figure 19. Primary-Side Soft Start



#### Primary-Side Bias Regulator

**INSTRUMENTS** 

The bias for the UCC28810 device is provided by a winding on the flyback inductor that is well coupled to the output winding. When the LED string voltage varies due to dimming or different configurations of LED strings, a primary-side bias regulator formed by D15, R18, and Q4 is needed to limit the range of voltage that is applied to the UCC28810. If dimming is not used, and the LED string forward voltage is well known, then the bias regulator can be removed and R14 can be populated to connect the winding voltage directly to the input supply of the device.




Figure 20. Primary Side Bias Regulator



#### Leading Edge Blanking Circuit on the TZE Pin

At startup, the output voltage reflected to the bias winding is well below the 1.7-V threshold that allows the next pulse to be triggered by TZE transitioning below 1.4 V. Leakage inductance can occur between the windings causing a leading edge spike on the TZE pin that could potentially trigger the TZE threshold and start the next pulse before the output winding current has reached 0 A. If this happens to several pulses in a row, the primary current continues to increase cycle-by-cycle until the transformer saturates and the MOSFET passes it's safe operating area and is destroyed. The leading edge blanking circuit shown in Figure 21, consists of a charge pump, level shift, and timed blanking pulse. When the GDRV output to the MOSFET gate switches high, C19 is discharged to VDD through D18. When the GDRV output transitions low, the base of Q8 is pulled down, and a timer consisting of C19 and R31 is started.

For the time allowed, current set by R29 is fed through Q8 to the base of Q7, which pulls the TZE pin to GND. Because the TZE pin sources current at approximately 0.5 V, a  $100\text{-}\Omega$  resistor, R28, is used to limit the current and to allow C18 to be pulled below the TZE clamp by saturating Q7. When the time expires (approximately 1  $\mu$ s in the schematic shown in Figure 21) C18 is charged by R27 to the bias winding voltage. When this voltage charges above 1.7 V, the PWM latch is ready to be set by the TZE pin falling below 1.4 V, and the leakage inductance spike has been effectively blanked. When the pulse width is very small, it is possible that the time set by the blanking circuit is longer than the secondary conduction time. When this happens, the next oscillation of the winding is detected and the valley causes the main switch to fire. If no falling edge is detected, or the TZE pin never rises above 1.7 V, then a 400- $\mu$ s timer triggers a new pulse.




Figure 21. Leading Edge Blanking Circuit on TZE



#### Secondary Bias Regulator

**INSTRUMENTS** 

Normally, only D11 is needed for a secondary bias supply to charge the bias capacitor, C9, during the switch-on time, based on the turns ratio between the output and bias winding. U2 provides a stable 5-V bias for the secondary-side circuitry. For this application, D12, D13, D14 are added to provide a copy of the input voltage on the secondary side during the switch on time. This input waveform is divided down and filtered to remove the switching frequency waveform by R22, R25, and C17. The signal is then offset by R23 and fed into a comparator, U5, shown in Figure 23, to detect triac dimming and adjust the feedback loop.




Figure 22. Secondary Bias Regulator Schematic

# TEXAS INSTRUMENTS

#### Triac Dimming Detection Circuit

The comparator U5 compares the copied input voltage waveform to a fixed threshold, and emits a positive pulse any time the input waveform is detected to be below the threshold. This results in a small pulse at every zero crossing in normal operation. When a triac dimmer is used, the pulse width matches the triac dimmer off-time. This pulse sums in to the current-sense error amplifier and reduces the current regulated in the string proportional to the off time of the triac. The programmable delay supervisory component, U6, blanks the dimming at startup and allows the converter to start properly.




Figure 23. Triac Dimming Detection Circuit



#### Current Error Amplifier, Soft-Start, and Voltage Limit Amplifier

Texas

**INSTRUMENTS** 

Component U4A, shown in Figure 24, fulfills the function of current error amplifier in this application.. A fixed threshold is set by R39 and R44 and the current on the sense resistor, as represented by the signal from the triac dimmer detection circuit, is compared to this voltage by U4A. R47 sums in the PWM dimming signal from the triac dimming comparator. The voltage divider formed by R37 and R48 provides a maximum output of 2.5 V, and the transistor Q9 reduces the voltage at the non-inverting input of the TLV272 to regulate the current in the LED string.

When the supply is starting up, C30 and C31 provide a soft start set by the divider resistance and capacitance value. After the primary soft start charges up, this secondary closed-loop soft start takes control and prevents overshoot of the supply at startup. The soft-start time provided by the secondary soft start should be longer than the time it takes for the power stage to fully charge the output capacitors, so that overshoot does not occur.

The second comparator of the TLV272 component, shown as U4B in Figure 24, provides a voltage limit. Because the voltage at the non-inverting input of the TLV272 cannot go higher than 2.5 V, U4B can provide an effective maximum voltage limit by increasing the LED current in the optocoupler when the voltage is moving through a range determined by R35, R38, and R42. The gain is set by R45, and C27 ensures stability on the amplifier. The voltage limit amplifier is not an integrator, it has a fixed gain. Two integrators in series would cause stability issues due to phase shift. R41 is provided as a provision for disconnecting the current error amplifier and regulating output voltage if desired. R49 and Q9 could be depopulated, and R41 and C27 could be changed to make a voltage error amplifier that is an integrator.




Figure 24. Current Error Amplifier, Soft-Start, and Voltage Limit Amplifier

# TEXAS INSTRUMENTS

#### **REFERENCE DESIGN 2**

The PR788, shown in Figure 26 is a 100-W offline AC-to-DC LED current driver with power factor correction. This design is a two stage converter design with a universal input boost follower PFC stage providing a 240-V to 400-V DC output and a low-side buck stage providing the current source to power the LEDs. This converter was designed to support up to 30 high-brightness LEDs in series with up to 900-mA average current. The design incorporates an interface for microprocessor control to allow for shutdown into a low power mode (< 0.5 W) and PWM dimming of the LEDs.

#### **PFC Stage**

The PFC stage is a critical conduction mode boost converter with a boost follower feature implemented. The boost follower is set to provide a DC output of 240  $V_{DC}$  to 400  $V_{DC}$ . The lower DC output at low input voltage results in improved efficiency at low-line conditions. The minimum regulation point was set at 240 V to allow the design to be scaled to power up to 50 LEDs in series.

The critical conduction mode (CRM) of operation offers advantages regarding losses over continuous conduction mode. In CRM operation, since the inductor current reaches zero just before the beginning of the next cycle, the boost diode reverse recovery loss is eliminated. Switching losses in the MOSFET are reduced as well by programming a small delay after the inductor current reaches 0 A until the turn on of the MOSFET on the next cycle. The voltage across the boost inductor begins discontinuous mode self oscillation which reduces the MOSFET drain voltage at turn on, this delay is optimized to occur at the valley of the first self oscillation cycle.

In the PFC boost implementation, the controller programs the peak inductor current to twice the value of the desired average line current. The current reference generator uses the VINS input and the EAOUT input to program the peak current of the boost inductor. The VINS input is a divided sample of the rectified AC input voltage which is determined by R9 and the sum of (R2 + R5), as shown in Figure 26.

The C6 capacitor is used for high frequency bypass and should not affect the line frequency signal on VINS. The minimum boost output voltage is determined by the feedback divider consisting of R11 and (R13 + R15) connected to the VSENSE pin. The boost follower circuit is hown in Figure 25. The boost follower function is accomplished by Q1 sinking current through the high side of the feedback divider (R13 + R15). The AC input rectified voltage is filtered and divided by R1, R3, R4, and C3. Ideally the filter minimizes the line frequency ripple and generates a DC sample of the RMS input voltage. The ratio of R4 and (R1 + R3) determines the line voltage which Q1 begins increasing the output by sinking current thru R13 and R15. R7 is determined by

- 1. determining the current through R13 and R15 that provides the desired increase in the boost output
- 2. determine the voltage across R4 at high line

$$R7 = \frac{V_{R4} - V_{BE}}{I_{R15}} \tag{1}$$






Figure 25. Boost Follower Circuit

The voltage error amplifier compensation network is R10, C4 and C7 connected from EAOUT to GND. The goal is to provide a loop crossover frequency at 1/10 input line frequency (10 Hz) with 45° phase margin.

The current sense resistor (R21) is determined by the following equation which is based on peak inductor current at low line, 1.7 V ISENSE threshold, and 20% margin.

$$R21 \cong \frac{1.7 \text{ V}}{\frac{P_{OUT} \times 2 \times \sqrt{2} \times 1.2}{\eta \times V_{IN(min)}}}$$
(2)

The boost inductor value can be determined based on the desired minimum operating frequency which occurs at the peak of low line input voltage.

$$L2 \cong \frac{\left(V_{OUT(min)} - \sqrt{2} \times V_{IN(min)}\right) \times \eta \times \left(V_{IN(min)}\right)^{2}}{2 \times f_{S} \times V_{OUT(min)} \times P_{OUT}}$$
(3)

**INSTRUMENTS** 




Figure 26. PR788 Reference Design Schematic





#### Low-Side Buck Stage

The LED current is provided by a low-side buck converter operating in critical conduction mode, shown in Figure 29. The buck controller is programmed to provide a peak current of two times (2 x) the maximum average load current of 0.9 A (nom). The critical conduction mode allows the current to reach 0 A before beginning the next cycle. This method provides high-efficiency due to minimized voltage on the MOSFET drain at turn on. Cycle-by-cycle current control to the LEDs is also a benefit of critical conduction mode. The average current of the buck driver is controlled via the PWM input (J9, Pin 3).

The UCC28811 is configured to operate in peak current limit mode with the ability to shutdown and PWM control the buck converter with the enable function on the VSENSE pin.

The voltage divider formed by R27 and R28 from the 5.1-V zener diode (D9) provides approx 2 V to VSENSE which is below the internal reference and above the enable threshold. R29 and R30 is a divider which biases VINS at approx 3 V.

The saturated EAOUT and VINS saturates the current reference generator so the UCC28811 VDRV termination is determined by 1.7 V on ISENSE.  $R_{\text{SENSE}}$  (R36 + R38) is determined by the current sense threshold and 2 times the desired average LED current

The minimum operating frequency of a given inductor value can be determined by summing the on and off time of the buck switch to achieve the desired peak-to-peak current.

$$f_{SW(min)} \cong \frac{1}{\left(\frac{L \times I_{PK}}{V_{IN} - V_{OUT}}\right) + \left(\frac{L \times I_{PK}}{V_{OUT}}\right)}$$
(4)

R40 and R48 provide a small current from LED+ into the ISENSE filter to offset the change in peak current due to the propagation delay of the ISENSE comparator. The change in di/dt from minimum to maximum  $V_{\text{LED+}}$  is determined. The delta in di/dt results in a  $\Delta V$  across  $R_{\text{SENSE}}$  (R36 + R38). R40 and 48 are sized to match this  $\Delta V$  across (R36 + R37 + R38) with the current developed by  $V_{\text{LED+(max)}} - V_{\text{LED+(min)}}$ .

Overvoltage protection is provided to protect against open circuit loads, shown in Figure 27. The circuit provides detection of voltage between LED+ and LED- without a current path from LED- to ground in normal operation. The trigger voltage is determined by the total zener voltage of D15 and D19, (150 V) in this example. Once the zener breakdown is exceeded, the current through R43 will forward bias the V<sub>BE</sub> of Q6. The collector voltage of Q6 is divided down with R44 and R42 and summed into the buck shutdown through D14.

A undervoltage lockout circuit is recommended for low-side buck LED current sources operating at output voltages over 115 V. A simple, effective UVLO circuit is shown in Figure 28. When the 2N2222 transistor is off, the collector is pulled high which disables the buck convertor through the common shutdown path. When the total zener voltage is exceeded, the 2N2222 is turned on enabling the buck converter. The UVLO enable voltage should be selected to be between the highest anticipated buck output and the minimum output voltage of the PFC boost follower.






Figure 27. Low-Side Buck OV Protection Circuit

Figure 28. Low-Side Buck UVLO Circuit






Figure 29. Low-Side Buck Converter Operating in CCM

INSTRUMENTS

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
UCC28810D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810DG4	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810DR.B	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28810DRG4	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28810D
UCC28811D	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28811
UCC28811D.A	Active	Production	SOIC (D)   8	75   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28811
UCC28811DR	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28811
UCC28811DR.A	Active	Production	SOIC (D)   8	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 105	28811

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC28810D	R SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
UCC28811D	R SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com 23-May-2025



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC28810DR	SOIC	D	8	2500	340.5	338.1	20.6
UCC28811DR	SOIC	D	8	2500	353.0	353.0	32.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

#### **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
UCC28810D	D	SOIC	8	75	507	8	3940	4.32
UCC28810D.A	D	SOIC	8	75	507	8	3940	4.32
UCC28810DG4	D	SOIC	8	75	507	8	3940	4.32
UCC28811D	D	SOIC	8	75	507	8	3940	4.32
UCC28811D.A	D	SOIC	8	75	507	8	3940	4.32



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated