

UCC2773x-Q1 High-Speed, Automotive 700V Half-Bridge Gate Drivers with 3.5A, 4A Drive Strength and up to 200V/ns Noise Immunity

1 Features

- AEC-Q100 qualified for automotive applications
 - Device temperature grade 1 High-side, low-side configuration, with independent
- Maximum bootstrap voltage of +700V (HB pin)
- Peak output current of 4A sink, 3.5A source
- Typical 32ns propagation delay
- Propagation delay matching between HO/LO within 6ns maximum
- VDD bias supply range of 10V to 21V
- Input pins capable of handling -6V
- Floating channel designed for bootstrap operation
- 200V/ns maximum common-mode transient immunity on HS pin
- Input interlocking function (UCC2773x-Q1)
- Built-in 8V Undervoltage Lockout (UVLO) for both channels
- SOIC 14-pin package, SOIC 8-pin package

2 Applications

- Half-bridge and full-bridge converters in offline AC and DC power supplies
- EV/HEV OBC and DC-DC converters, auxiliary inverters
- Large appliance and white goods PFC and motor
- High-density switching power supplies for server, telecom, IT, and industrial infrastructure
- Macro BTS power supplies, inverted buck-boost
- Battery energy storage systems (BESS) DC/DC and DC/AC converters

3 Description


The UCC2773x-Q1 is a 700V half-bridge gate driver with 3.5A source and 4A sink current capability, targeted to drive power MOSFETs and IGBTs. The device comprises of one ground-referenced channel (LO) and one floating channel (HO) which is designed to drive half-bridge configured MOSFETs and IGBTs operating with bootstrap supplies. The device features robust drive with excellent noise and transient immunity including large negative voltage tolerance on its inputs, high dV/dt tolerance, wide negative transient safe operating area (NTSOA) on the switch node (HS), and interlock.

The device accepts a wide range of bias supply input from 10V to 21V and offers UVLO protection for both the VDD and HB bias supply pins. The UCC2773x-Q1 is available in various packages and is rated to operate from -40°C to 150°C.

Device Information


PART NUMBER	PACKAGE ⁽¹⁾	BODY SIZE (NOM)
UCC27734-Q1	D (SOIC 8)	3.91mm × 4.90mm
UCC27735-Q1	D (SOIC 14)	3.91mm × 8.65mm

For all available packages, see the orderable addendum at the end of the data sheet.



Simplified Schematic - D Package 14-Pin





Simplified Schematic - D Package 8-Pin




Table of Contents

1 Features1	6.4 Device Functional Modes2	0
2 Applications1	7 Application and Implementation2	1
3 Description1	7.1 Application Information2	1
4 Pin Configuration and Functions4	7.2 Typical Application2	1
5 Specifications5	7.3 Power Supply Recommendations2	7
5.1 Absolute Maximum Ratings5	7.4 Layout2	7
5.2 ESD Ratings5	8 Device and Documentation Support2	
5.3 Recommended Operating Conditions5	8.1 Device Support2	9
5.4 Thermal Information6	8.2 Receiving Notification of Documentation Updates2	
5.5 Electrical Characteristics6	8.3 Support Resources2	9
5.6 Dynamic Electrical Characteristics7	8.4 Trademarks2	9
5.7 Timing Diagrams8	8.5 Electrostatic Discharge Caution2	9
5.8 Typical Characteristics9	8.6 Glossary2	9
6 Detailed Description12	9 Revision History2	9
6.1 Overview	10 Mechanical, Packaging, and Orderable	
6.2 Functional Block Diagram12	Information3	0
6.3 Feature Description13		



4 Pin Configuration and Functions






Figure 4-2. D Package 8-Pin SOIC Top View

Figure 4-1. D Package 14-Pin SOIC Top View

Table 4-1. Pin Functions

	PIN		1/0	DECORPORA			
NAME	14D	8D	· I/O	DESCRIPTION			
НВ	13	8	I	High-side floating supply. Bypass this pin to HS with a suitable capacitor to sustain boot-strap circuit operation in the desired application, typically 10× bigger than gate capacitance.			
HI	1	1	I	Logic input for high-side driver. If HI is unbiased or floating, HO is held low.			
EN/NC	4	-	I	Enable input for high-side and low-side driver. This pin biased low, disables both HO and LO regardless of HI and LI state, This pin biased high or floating enables both HO and LO.			
НО	12	7	0	High-side driver output.			
HS	11	6	-	Return for high-side floating supply.			
LI	2	2	I	Logic input for low-side driver. If LI is unbiased or floating, LO is held low.			
LO	6	4	0	Low-side driver output.			
NC	8, 9, 10, 14	_	-	No connection.			
VDD	7	5	I	Bias supply input. Power supply for the input logic side of the device and also low-side driver output. Bypass this pin to VSS with typical $1\mu F$ SMD capacitor (typically C_{VDD} needs to be $10 \times C_{BOOT}$). If shunt resistor used between COM and VSS, then also bypass this pin to COM with a $100nF$ SMD capacitor			
СОМ	5	3	-	Return for low-side driver output. Internally tied to VSS in UCC27734-Q1.			
VSS	3	-	_	Logic ground.			



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted), all voltages are with respect to COM (unless otherwise noted), currents are positive into and negative out of the specified terminal. (1) (2)

	P.	ARAMETER	MIN	MAX	UNIT
	HI, LI, EN ⁽³⁾ with resp	pect to VSS	-6	23	
	VDD Supply Voltage		-0.3	23	
Input voltage	VDD-VSS		-0.3	23	V
	НВ		-0.3	700	
	HB-HS		-0.3	23	
	НО	DC	HS-0.3	HB+0.3	V
Output valtage	INO	Transient, less than 100 ns ⁽⁴⁾	HS-2	HB+0.3	V
Output voltage	LO	DC	-0.3	VDD+0.3	V
		Transient, less than 100 ns ⁽⁴⁾	-2	VDD+0.3	
HS-VSS	HS	DC	-18 ⁽⁵⁾	700	V
по-vоо	ПЭ	Transient, less than 100 ns ⁽⁴⁾	-23 ⁽⁵⁾	700	V
VSS-COM	VSS-COM	UCC27735-Q1 only	-7	6	V
dV _{HS} /dt	Allowable offset suppl	Allowable offset supply voltage transient		200	V/ns
TJ	Junction temperature	Junction temperature		150	°C
T _{stg}	Storage temperature		-65	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- (2) See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- (3) The maximum voltage on the input pins is not restricted by the voltage on the VDD pin.
- (4) Values are verified by characterization on bench.
- (5) At HB-HS = 15 V.

5.2 ESD Ratings

			VALUE	UNIT
V	V _(ESD) Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾ (3)	±2000	V
V(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	'

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
- (3) Pins HB, HO, and HS are rated at 1000-V HBM

5.3 Recommended Operating Conditions

All voltages are with respect to COM, COM = VSS for UCC27734-Q1, -40° C < TJ < 150°C, currents are positive into, negative out of the specified terminals

			MIN	NOM MAX	UNIT
VDD-COM	Supply Voltage	UCC27735- Q1 only	6	21	V
VDD-COM	Supply Voltage	UCC27734- Q1 only	10	21	V
VDD-VSS	Supply Voltage		10	21	V
HB-HS	Driver bootstrap voltage		10	21	V
	Source terminal voltage	DC	3 – (V _{HB} – V _{HS})	600	٧
HS-VSS		Transient, less than 100 ns	-(V _{HB} -V _{HS})	650	V



5.3 Recommended Operating Conditions (continued)

All voltages are with respect to COM, COM = VSS for UCC27734-Q1, -40° C < TJ < 150 $^{\circ}$ C, currents are positive into, negative out of the specified terminals

			MIN	NOM MAX	UNIT
HB-VSS	HB pin voltage	HB below 3V does NOT allow the output to change state.	3	HS+21	٧
HI, LI, EN	Input voltage with respect to VSS		-5	21	V
vss	Input Logic ground	UCC27735- Q1 only	-5	5	V
T _A	Ambient temperature		-40	125	°C
TJ	Junction temperature		-40	150	°C

5.4 Thermal Information

		UCC27734-Q1	UCC27735-Q1	
	THERMAL METRIC ⁽¹⁾	(SOIC)	(SOIC)	UNIT
		8 PINS	14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	112.2	80.6	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.1	41.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	60.8	40.1	°C/W
ΨЈТ	Junction-to-top characterization parameter	7.5	6.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	60.0	39.7	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	N/A	N/A	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

At VDD=VHB=15V, COM=VHS=0, all voltages are with respect to COM, no load on LO and HO, -40° C < T_{J} < +150°C (unless otherwise noted). Currents are positive into and negative out of the specified terminal.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY BL	оск		•		•	
V _{VDD ON}	Turn-on threshold voltage of VDD	8V UVLO	8.3	9.0	9.7	
V _{VDD OFF}	Turn-off threshold voltage of VDD	8V UVLO	7.8	8.5	9.2	
V _{VDD HYS}	Hysteresis of VDD	8V UVLO		0.6		V
V _{VHB ON}	Turn-on threshold voltage of VHB-VHS	8V UVLO	7.6	8.3	9.0	V
V _{VHB OFF}	Turn-off threshold voltage of VHB-VHS	8V UVLO	7.1	7.8	8.5	
V _{VHB HYS}	Hysteresis of VHB-VHS	8V UVLO		0.5		
I _{QDD}	Total quiescent VDD to VSS and COM supply current	HI=LI=0 V or 5 V, DC on/off state		150	300	μA
I _{QCOM}	Quiescent VDD-COM supply current (UCC27735-Q1 only)	HI=LI=0 V or 5 V, DC on/off state		55	100	μΑ
I _{QVSS}	Quiescent VDD-VSS supply current (UCC27735-Q1 only)	HI=LI=0 V or 5 V, DC on/off state		110	300	μΑ
I _{QBS}	Quiescent HB-HS supply current	HI=0 V or 5 V, HO in DC on/off state		85	180	μA
I _{BL}	Bootstrap supply leakage current (HB to COM + HB to VSS)	HB=HS=700 V, VDD=COM=0 V		0.1	25	μΑ
INPUT AND	ENABLE BLOCK				•	
V _{INH} , V _{ENH}	Input Pin (HI, LI) and enable pin (EN) high threshold		1.7	2.1	2.5	V
V _{INL} , V _{ENL}	Input Pin (HI, LI) and enable pin (EN) low threshold		0.7	1.0	1.3	V

Submit Document Feedback



5.5 Electrical Characteristics (continued)

At VDD=VHB=15V, COM=VHS=0, all voltages are with respect to COM, no load on LO and HO, -40° C < $T_{\rm J}$ < +150°C (unless otherwise noted). Currents are positive into and negative out of the specified terminal.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V _{INHYS} , V _{ENH}	Input Pin (HI, LI) and enable pin (EN) threshold hysteresis			1.1		V
I _{INL}	HI, LI input low bias current	HI, LI = 0 V	-5		5	μA
I _{INH}	HI, LI input high bias current	HI, LI = 5 V	20		55	μA
I _{ENL}	EN input low bias current (UCC27735-Q1 only)	EN = 0 V		-75		μА
I _{ENH}	EN input high bias current (UCC27735-Q1 only)	EN = 5 V		-50		μА
R _{HI}	Pull down resistor on HI input pin	HI, LI = 5 V	100		200	ΚΩ
R _{LI}	Pull down resistor on LI input pin	HI, LI = 5 V	100		200	ΚΩ
R _{EN}	Pull up resistor on EN pin (UCC27735-Q1 only)	EN = 0 V		200		ΚΩ
OUTPUT BLO	оск					
V_{DD} - V_{LOH}	LO output high voltage	LI = 5V, I _{LO} =-20mA		225	500	mV
V _{HB} -V _{HOH}	HO output high voltage	HI = 5V, I _{HO} =-20mA		225	500	mV
V _{LOL}	LO output low voltage	LI = 0V, I _{LO} =20mA		20	40	mV
V _{HOL}	HO output low voltage	HI = 0V, I _{HO} =20mA		20	40	mV
R _{LOL} , R _{HOL}	LO, HO output pull-down resistance	I _{LO} =I _{HO} =20mA		1	2	Ω
R _{LOH} , R _{HOH}	LO, HO output pull-up resistance	I _{LO} =I _{HO} =-20mA		12.6	25	77
I _{GPK-} (1)	HO, LO output sink current	HI=LI=0V, HO=LO=15V, PW<10us		4		Α
I _{GPK+} (1)	HO, LO output source current	HI=LI=5V, HO=LO=0V, PW<10us		3.5		A

⁽¹⁾ Ensured by design, not tested in production

5.6 Dynamic Electrical Characteristics

At VDD=VHB=15V, COM=VHS=0, all voltages are with respect to COM, no load on LO and HO, $-40^{\circ}\text{C} < T_{\text{J}} < +150^{\circ}\text{C}$ (unless otherwise noted). Currents are positive into and negative out of the specified terminal.

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
PROPAGAT	TION DELAYS					
t _{DLFF}	VLI falling to VLO falling	C _{LOAD} = 0 pF, from V _{INL} of LI to 90% of LO falling		32	49	ns
t _{DHFF}	VHI falling to VHO falling	C _{LOAD} = 0 pF, from V _{INL} of HI to 90% of HO falling		32	49	ns
t _{DLRR}	VLI rising to VLO rising	C _{LOAD} = 0 pF, from V _{INH} of LI to 10% of LO rising		32	49	ns
t _{DHRR}	VHI rising to VHO rising	C _{LOAD} = 0 pF, from V _{INH} of HI to 10% of HO rising		32	49	ns
t _{DLFF_SD}	VEN falling to VLO falling (UCC27735-Q1 only)	C _{LOAD} = 0 pF, from V _{ENL} of EN to 90% of LO falling		32	49	ns
t _{DHFF_SD}	VEN falling to VHO falling (UCC27735-Q1 only)	C _{LOAD} = 0 pF, from V _{ENL} of EN to 90% of HO falling		32	49	ns
t _{DLRR_EN}	VEN rising to VLO rising (UCC27735-Q1 only)	C _{LOAD} = 0 pF, from V _{ENH} of EN to 10% of LO rising		32	49	ns
t _{DHRR_EN}	VEN rising to VHO rising (UCC27735-Q1 only)	C _{LOAD} = 0 pF, from V _{ENH} of EN to 10% of HO rising		32	49	ns
DELAY MA	TCHING					
t _{MON}	HI OFF, LI ON	$T_J = 25^{\circ}C$, $ t_{DHFF} - t_{DLRR} $			5	ns
t _{MON}	HI OFF, LI ON	$T_J = -40$ °C to 150°C, $ t_{DHFF} - t_{DLRR} $			6	ns
t _{MOFF}	LI OFF, HI ON	$T_J = 25$ °C, $ t_{DLFF} - t_{DHRR} $			5	ns
t _{MOFF}	LI OFF, HI ON	$T_J = -40$ °C to 150°C, $ t_{DLFF} - t_{DHRR} $			6	ns
OUTPUT R	SE AND FALL TIME					



5.6 Dynamic Electrical Characteristics (continued)

At VDD=VHB=15V, COM=VHS=0, all voltages are with respect to COM, no load on LO and HO, -40°C<T_J< +150°C (unless otherwise noted). Currents are positive into and negative out of the specified terminal.

	PARAMETER	TEST CONDITIONS	MIN	NOM	MAX	UNIT
t _{R_LO}	LO rise time	C _{LOAD} = 1000 pF, from 10% to 90%		7		ns
t _{R_HO}	HO rise time	C _{LOAD} = 1000 pF, from 10% to 90%		7		ns
t _{F_LO}	LO fall time	C _{LOAD} = 1000 pF, from 90% to 10%		6		ns
t _{F_HO}	HO fall time	C _{LOAD} = 1000 pF, from 90% to 10%		6		ns
MISCELLAN	EOUS					
t _{ON}	Minimum HI/LI ON pulse that changes output state	0 V to 5 V input signal on HI & LI pins, C _{LOAD} = 1nF		11	20	ns
t _{OFF}	Minimum HI/LI OFF pulse that changes output state	5 V to 0 V input signal on HI & LI pins, C _{LOAD} = 1nF		11	20	ns




Figure 5-1. Timing Diagrams

Submit Document Feedback



5.8 Typical Characteristics




Figure 5-2. Propagation Delay vs Supply Voltage




Figure 5-3. Propagation Delay vs Temperature




Figure 5-4. Delay Matching vs Supply Voltage




Figure 5-5. Delay Matching vs Temperature




Figure 5-6. Quiescent Supply Current vs Supply Voltage





Figure 5-7. Quiescent Supply Current vs Temperature



5.8 Typical Characteristics (continued)





5.8 Typical Characteristics (continued)




Figure 5-14. HI and LI Input Voltage Thresholds vs Temperature




Figure 5-15. LO and HO Output Current vs Output Voltage




Figure 5-16. No Load Supply Current vs Switching Frequency




Figure 5-17. Supply Current vs Switching Frequency




Figure 5-18. LO and HO Peak Output Current vs Supply Voltage

6 Detailed Description

6.1 Overview

High-current, gate-driver devices are required in switching power applications for a variety of reasons. In order to implement fast switching of power devices and reduce associated switching power losses, a powerful gate-driver device is employed between the PWM output of control devices and the gates of the power semiconductor devices. Additionally, gate-driver devices are indispensable when having the PWM controller device directly drive the gates of the switching devices is not feasible. In the case of digital power supply controllers, this situation is often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which is not capable of effectively turning on a power switch.

In bridge topologies, like hard-switched half bridge, hard-switched full bridge, half-bridge and full-bridge LLC, phase-shifted full bridge, and 2-transistor forward, the source and emitter pin of the top-side power MOSFET and IGBT switch is referenced to a node whose voltage changes dynamically; that is, not referenced to a fixed potential, so floating-driver devices are necessary in these topologies.

The UCC2773x-Q1 is a high-side and low-side driver dedicated for offline AC-to-DC power supplies and inverters. The high side is a floating driver that can be biased effectively using a bootstrap circuit, and can handle up to 700V. The driver can be used with 100% duty cycle as long as HB-HS can be maintained above UVLO of the high side.

The device features industry best-in-class propagation delays and delay matching between both channels aimed at minimizing pulse distortion in high-frequency switching applications. Each channel is controlled by its respective input pins (HI and LI), allowing full and independent flexibility to control on and off state of the output. The UCC2773x-Q1 includes protection features wherein the outputs are held low when inputs are floating or when the minimum input pulse width specification is not met. The driver inputs are CMOS and TTL compatible for easy interface to digital power controllers and analog controllers alike. An optional enable and disable function is included on Pin 4 of the 14 pin version of the device. The pin is internally pulled to VDD for active-high logic and can be left open (NC) for standard operation when outputs are enable by default. If the pin is pulled to VSS, then outputs are disabled.

6.2 Functional Block Diagram




Figure 6-1. UCC27735-Q1 Block Diagram




Figure 6-2. UCC27734-Q1 Block Diagram

6.3 Feature Description

6.3.1 Input Stages and Interlock

The two inputs (HI and LI) operate independently, with an exception that both outputs will be pulled low when both inputs are high or overlap. The independence allows for full control of two outputs compared to the gate drivers that have a single input. The device has input interlock or cross-conduction protection. Whenever both the inputs are high, the internal logic turns both outputs (HO and LO) off. Once the device is in this mode, when one of the inputs goes low, the outputs follow the input logic. There is no other fixed time de-glitch filter implemented in the device and therefore propagation delay and delay matching are not sacrificed. In other words, there is no built-in dead-time due to the interlock feature.

The inputs are TTL-logic compatible. The device can also work with CMOS type control signals at its inputs as long as the signals meet the turn-on and turn-off threshold specifications of the device. Because the inputs are independent of supply voltage, they can be connected to outputs of either digital controller or analog controller. The inputs can accept wide slew rate signals and can withstand negative voltage to increase the robustness. A small RC filter at the inputs of the driver can further improve system robustness in noise prone applications. The inputs have internal pull down resistors with typical value of $150 k\Omega$. Thus, when the inputs are floating, the outputs are held low.






Figure 6-3. Interlock or Input Shoot-Through Protection

6.3.2 Enable Function (UCC277x5-Q1 Only)

The enable function is a beneficial feature in applications where the controller is located on the secondary side of an isolation barrier, which is common with digital controllers. In these applications, it is easy to turn off the driver signal in a very short time when critical faults such as primary-side overcurrent occurs. The enable function response time is typically around 32ns.

The enable pin controls both the high-side and low-side driver-channel operation. The enable pin is based on a non-inverting configuration (active-high operation). Thus, when EN pin is driven high the driver is enabled and when EN pin is driven low the driver outputs are set low. The EN pin is internally pulled up to VDD using a $200 k\Omega$ pull-up resistor, therefore the outputs of the device are enabled in the default state. The EN pin may be connected to VDD, left floating, or Not Connected (N/C) for standard operation, when the enable feature is not needed. Care must be taken not to connect the EN pin to ground, which permanently disables the device. Like the input pins, the enable pin is also based on a TTL and CMOS compatible input-threshold logic that is independent of the supply voltage and is effectively controlled using logic signal from 3.3V and 5V microcontrollers. The UCC2773x-Q1 also features tight control of the enable-function-threshold voltage levels which eases system design considerations and ensures stable operation across temperature.

6.3.3 Undervoltage Lockout (UVLO)

Both the high-side and the low-side driver stages include UVLO protection circuitry which monitors the supply voltage ($V_{VDD-VSS}$) and the bootstrap capacitor voltage (V_{HB} to V_{HS}). The VDD UVLO circuit inhibits both LO and HO, while the HB UVLO circuit inhibits only HO. The UVLO circuits ensure each output remains low until sufficient supply voltage is available to turn on the external MOSFETs or IGBTs. The built-in UVLO hysteresis prevents chattering during supply voltage variations.



6.3.4 Level Shifter

The level shift circuit (refer to the functional block diagram in Section 6.2) is the interface from the low-voltage input stage to the high-side driver stage which is referenced to the switch node (HS). The level shift allows control of the HO output referenced to the HS pin and provides excellent delay matching with the low-side driver. The delay matching of the UCC2773x-Q1 is summarized in Figure 5-5 and Figure 5-4.

6.3.5 Output Stage

The UCC2773x-Q1 device output stage features a unique architecture on the pull up structure which delivers the highest peak-source current when it is most needed during the Miller plateau region of the power-switch turn on transition (when the power switch drain or collector voltage experiences dV/dt). The output stage pull-up structure features a P-Channel MOSFET and an additional N-Channel MOSFET in parallel. The function of the N-Channel MOSFET is to provide a brief boost in the peak sourcing current enabling fast turn on. This is accomplished by briefly turning-on the N-Channel MOSFET during a narrow instant when the output is changing state from low to high.

The R_{OH} parameter (see Figure 5-12) is a DC measurement and it is representative of the on-resistance of the P-Channel device only. This is because the N-Channel device is held in the off state in DC condition and is turned on only for a narrow instant when output changes state from low to high.

Note

The effective resistance of the UCC2773x-Q1 pull-up stage during the turn-on instant is much lower than what is represented by R_{OH} parameter.

The pull-down structure in the UCC2773x-Q1 is simply composed of a N-Channel MOSFET. The R_{OL} parameter (see Figure 5-13), which is also a DC measurement, is representative of the impedance of the pull-down stage in the device.

Each output stage in the UCC2773x-Q1 is capable of supplying 3.5A peak source and 4A peak sink current pulses. The output voltage swings between (VDD and COM) and (HB and HS) providing rail-to-rail operation.




Figure 6-4. Output Stage Structure

6.3.6 Low Propagation Delays and Tightly Matched Outputs

The UCC2773x-Q1 features a fast, 32ns (typical) propagation delay (refer to Figure 5-2 and Figure 5-3) between input and output. The UCC2773x-Q1 also offers well-matched delay between the HO and LO channels (6ns max) enabling more precise dead-time control over operating conditions (refer to Figure 5-4 and Figure 5-5).

6.3.7 HS Node dV/dt

During typical switching operation of a half-bridge driver, the HS (also known as switch node) voltage swings between ground and the bus voltage. The UCC2773x-Q1 is rated to withstand HS transition rates of up to 200V/ns without signal distortion, logic errors, or damage. This level of dV/dt immunity enables UCC2773x-Q1 to operate in faster switching applications and systems using wide-bandgap power devices such as SiC and GaN FETs.

6.3.8 Split Grounds (COM and VSS)

The UCC277x5-Q1 has two separate ground pins, COM and VSS (refer to application diagram Simplified Schematic - D Package 14-Pin). The LO pin is referenced to COM, and the input pins (HI, LI, EN, VDD) are referenced to VSS. The COM pin does not have an internal low-impedance connection to VSS, and signals are transferred to LO through a level-shifter.

The separated grounds offer two advantages. First, the high-current gate drive loop can be connected locally through the COM pin rather than through VSS, This prevents the turn off gate current from returning through the VSS pin, which can reduce ground bounce and keeps the input voltage reference clean from switching noise. Second, the level-shifter allows COM to be biased at a different voltage than VSS. This enables the use of a negative turn-off bias which can help reduce false turn-on due to miller current injection, especially in SiC FETs.

6.3.9 Operation Under Negative HS Voltage Condition

A typical half-bridge configuration with the UCC2773x-Q1 is shown in Figure 6-5. There are parasitic inductances in the power circuit from die bonding and pinning in QT/QB and PCB tracks of power circuit, the parasitic inductances are labeled $L_{K1,2,3,4}$.

During switching of HS, the current path of power circuit is changed to current path 2 from current path 1. This is known as current commutation. The current across L_{K3} , L_{K4} and body diode of QB pulls HS lower than COM, like shown in the waveform in Figure 6-5. However, the UCC2773x-Q1 offers robust operation under these conditions of negative voltage on HS.

Submit Document Feedback






Figure 6-5. HS Negative Voltage In Half-Bridge Configuration

The level shifter circuit is referenced to COM/VSS (refer to Section 6.2), the voltage from HB to COM/VSS is the supply voltage of the level shifter. When HS is a negative voltage with respect to COM/VSS, the voltage of HB–(COM/VSS) is decreased, as shown in Figure 6-6. There is a minimum operational supply voltage of the level shifter, if the supply voltage of level shifter is too low, the level shifter cannot pass the HI signal to HO. The minimum supply voltage of the level shifter of the UCC2773x-Q1 is 3V, so the recommended HS specification is dependent on HB-HS. The specification of minimum recommended HS is -9V at HB - HS = 12V.

In general, HS can operate until -9V when HB - HS = 12V. If HB-HS voltage is different, the minimum HS voltage changes accordingly.




Figure 6-6. Level Shifter Supply Voltage with Negative HS

Note

Logic operational for HS greater than -9V to 600V at HB - HS = 12V



The capability of a typical UCC2773x-Q1 device to operate under a negative voltage condition on the HS pin is reported in Figure 6-8. The test method is shown in Figure 6-7.




Figure 6-7. Negative Voltage Test Method




Figure 6-8. NTSOA (Negative Transient Safe Operating Area) Maximum Negative HS Voltage vs Pulse Width

The above curve is a typical curve based on limited units tested at 25° C and at $V_{HB} - V_{HS} = 12V$. The curve gives a general guideline as to what negative transients the device can survive, but it is still recommended to limit the negative transients to within the device recommended specifications through layout and design.

6.4 Device Functional Modes

6.4.1 Input and Output Logic Table

The UCC2773x-Q1 features independent inputs, HI and LI, for controlling the state of the outputs, HO and LO, respectively. The device also features enable and interlock functionality on some versions. On devices without an EN pin, EN is connected high internally.

Table 6-1. Input/Output Logic Table ⁽¹⁾ (Assuming no UVLO fault condition exists for VDD and VHB)

EN	HI	LI	НО	LO	
Н	L	L	L	L	
Н	L	Н	L	Н	
Н	Н	L	Н	L	
Н	Н	Н	L	L	
L	Any	Any	L	L	
Any	×	×	L	L	
×	L	L	L	L	
×	L	Н	L	Н	
×	Н	L	Н	L	
×	Н	Н	L	L	

^{(1) × =} floating condition, applies to EN for UCC27734-Q1

6.4.2 Operation Under 100% Duty Cycle Condition

The UCC2773x-Q1 allows constant on or constant off operation (0% and/or 100% duty cycle) as long as the VDD and VHB bias supplies are maintained above the UVLO thresholds. This is a challenge when bootstrap supplies are used for VHB. However, when a dedicated bias supply is used, constant on or constant off conditions can be supported.

Submit Document Feedback



7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

To quickly switch power devices and reduce associated switching power losses, a gate driver is employed between the PWM output of a controller and the gates of a power semiconductor device. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be encountered often because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability.

Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also fulfill other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, and reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

7.2 Typical Application

The circuit in Figure 7-1 shows two UCC2773x-Q1 in a phase shifted full bridge setup converting 370V to 410V DC into 12V while driving up to 50A output current. The UCC27624 drives the secondary side. All gate drivers are controlled by the UCC28950. The leading leg is shown in detail.






Figure 7-1. Typical Application Schematic



7.2.1 Design Requirements

Table 7-1 shows the design requirements for a 600W power supply used as an example to illustrate the design process.

Table 7-1. UCC2773x-Q1 Design Requirements

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT				
INPUT CHARACTERISTICS										
	DC input voltage range		370	390	410	V				
I _{IN(max)} Maximum input current		V _{IN} = 370V _{DC} to 410V _{DC}	V _{IN} = 370V _{DC} to 410V _{DC}							
OUTPUT	CHARACTERISTICS			·						
V _{OUT}	Output voltage	$V_{IN} = 370V_{DC}$ to $410V_{DC}$	11.4	12	12.6	V				
I _{OUT}	Output current	$V_{IN} = 370V_{DC}$ to $410V_{DC}$			50	Α				
P _{OUT}	Continuous output power	$V_{IN} = 370V_{DC}$ to $410V_{DC}$			600	W				

7.2.2 Detailed Design Procedure

This procedure outlines the steps to design a half-bridge gate driver circuit, targeted to drive power MOSFETs or IGBTs using the UCC2773x-Q1. Refer to Figure 7-1 for component names and network locations. For additional design help see the UCC27735Q1EVM User Guide, SLVUD94 and SLUUB02.

7.2.2.1 Selecting HI and LI Low Pass Filter Components (RHI, RLI, CHI, CLI)

A RC filter should be added between the PWM controller and input pins of the UCC2773x-Q1 to filter the high frequency noise, like R_{HI}/C_{HI} and R_{LI}/C_{LI} which are shown in Figure 7-1. For the typical recommended values of the RC filter, refer to below:

$$R_{HI} = R_{LI} = 10 \Omega \tag{1}$$

$$C_{HI} = C_{LJ} = 390 \text{ pF}$$
 (2)

The RC filter should be sized based on desired propagation delay and noise frequency and amplitude. Higher values of resistance and capacitance will filter more noise, but increase the rise and fall of the input signal which reduces the effective propagation delay. An RC filter may also be added to the EN pin if more noise immunity is needed.

7.2.2.2 Selecting Bootstrap Capacitor (CBOOT)

The bootstrap capacitor should be sized to have more than enough charge to drive the gate of FET Q1 high, without depleting the bootstrap capacitor more than 10%. A general rule is to size C_{BOOT} to be at least 10 times; as large as the equivalent FET gate capacitance (C_{gs}).

 C_g is calculated based on the voltage driving the high side FET gate (V_{Q1g}) and the FET gate charge (Q_g). V_{Q1g} is approximately the bias voltage supplied to VDD subtracted by the forward voltage drop of the bootstrap diode (V_{BOOT}). In this design example, the estimated V_{Q1g} was approximately 14.4V.

$$V_{Q1g} \approx V_{DD} - V_{BOOT} = 14.4 V \tag{3}$$

The FET used in this example had a specified Q_g of 87nC. Based on Q_g and V_{Q1g} the calculated C_g was 6.04nF.

$$C_g = \frac{Q_g}{V_{0.1g}} = \frac{87 \text{ nC}}{14.4 \text{ V}} \approx 6.04 \text{ nF}$$
 (4)

Once C_g is estimated, C_{BOOT} should be sized to be at least 10 times larger than C_g .

$$C_{BOOT} \ge 10 \times C_g \ge 60 \text{ nF} \tag{5}$$



For this design example a 100nF capacitor was chosen for the bootstrap capacitor.

$$C_{BOOT} = 100 \text{ nF} \tag{6}$$

7.2.2.3 Selecting VDD Bypass Capacitor (C_{VDD})

On versions of the device with separate grounds, a dedicated capacitor for $C_{VDD-COM}$ and $C_{VDD-VSS}$ is recommended. A similar approach to calculating C_{BOOT} may be used to calculate $C_{VDD-COM}$. Using the same example as C_{BOOT} gives the same value for the $C_{VDD-COM}$ capacitor.

$$C_{VDD-COM} \ge 10 \times C_g \ge 60 \text{ nF} \tag{7}$$

$$C_{VDD-COM} = 100 \text{ nF} \tag{8}$$

The VDD capacitor (C_{VDD}) should be chosen to be at least 10 times larger than C_{BOOT} . For this design example a $2\mu F$ capacitor was selected.

$$C_{VDD-VSS} \ge 10 \times (C_{BOOT} + C_{VDD-COM}) = 2 \,\mu\text{F}$$
(9)

7.2.2.4 Selecting Bootstrap Resistor (R_{BOOT})

The optional resistor R_{BOOT} is selected to limit the current in D_{BOOT} and limit the ramp up slew rate of voltage of V_{HB-HS} . For this design, we selected a current limiting resistor of 2.2 Ω . The bootstrap diode current ($I_{BOOT(pk)}$) was limited to roughly 6.5A.

$$R_{BOOT} = 2.2 \Omega \tag{10}$$

$$I_{BOOT(pk)} = \frac{V_{DD} - V_{BOOT}}{R_{BOOT}} = \frac{15 V - 0.6 V}{2.2 \Omega} \approx 6.5 A$$
 (11)

The power dissipation capability of the bootstrap resistor is important. The bootstrap resistor must be able to withstand the short period of high power dissipation during the initial charging sequence of the bootstrap capacitor. This energy is equivalent to $1/2 \times C_{BOOT} \times V^2$. This energy is dissipated during the charging time of the bootstrap capacitor ($\sim 3 \times R_{BOOT} \times C_{BOOT}$). Special attention must be paid to use a larger size R_{BOOT} when a larger value of C_{BOOT} is chosen.

Submit Document Feedback



7.2.2.5 Selecting Gate Resistor R_{HO}/R_{LO}

The Gate resistors R_{HO} and R_{LO} are sized to reduce ringing caused by parasitic inductances and capacitances and also to limit the current coming out of the gate driver. For this design 3.01Ω resistors were selected.

- R_{HO}/R_{LO}: External gate resistors
- V_{BOOT}: Forward voltage drop of external bootstrap diode
- R_{OI} /R_{OH}: Gate driver pulldown/pullup resistance from datasheet
- R_{NMOS}: Effective resistance of pullup NMOS in hybrid structure
- R_{G int}: Power transistor internal gate resistance, found in power transistor datasheet

Maximum HO Drive Current (I_{HO(src)}):

$$I_{HO(src)} = min \left(3.5A, \frac{V_{DD} - V_{BOOT}}{(R_{NMOS} \parallel R_{OH}) + R_{HO} + R_{G, int}} \right) = \frac{15 \text{ V} - 0.6 \text{ V}}{(3.1 \Omega \parallel 12.6 \Omega) + 3.01 \Omega + 3.8 \Omega} \approx 1.5 \text{ A}$$
 (12)

Maximum HO Sink Current (I_{HO(sk)}):

$$I_{HO(sk)} = min\left(4A, \frac{V_{DD} - V_{BOOT}}{R_{OL} + R_{HO} + R_{G} \text{ int}}\right) = \frac{15 V - 0.6 V}{1 \Omega + 3.01 \Omega + 3.8 \Omega} \approx 1.8 A$$
 (13)

Maximum LO Drive Current (I_{LO(src)}):

$$I_{LO(src)} = min \left(3.5A, \frac{V_{DD}}{(R_{NMOS} \parallel R_{OH}) + R_{LO} + R_{G int}} \right) = \frac{15 \text{ V}}{(3.1 \Omega \parallel 12.6 \Omega) + 3.01 \Omega + 3.8 \Omega} \approx 1.6 \text{ A}$$
 (14)

Maximum LO Sink Current (I_{I O(sk)}):

$$I_{LO(sk)} = min\left(4A, \frac{V_{DD}}{R_{OL} + R_{LO} + R_{G int}}\right) = \frac{15 \text{ V}}{1 \Omega + 3.01 \Omega + 3.8 \Omega} \approx 1.9 \text{ A}$$
 (15)

The external gate driver resistors, R_{HO} and R_{LO}, are used to:

- 1. Limit ringing caused by parasitic inductances/capacitances in the gate drive loop.
- 2. Limit ringing caused by high voltage/current switching dV/dt, dI/dt, and body-diode reverse recovery.
- 3. Fine-tune gate drive strength, for example peak sink and source current to optimize the switching loss.
- 4. Reduce electromagnetic interference (EMI) related to switching.

7.2.2.6 Selecting Bootstrap Diode

A fast recovery diode should be chosen to avoid reverse recovery losses from discharging the bootstrap capacitor. Thus, a fast reverse recovery time t_{RR} , low forward voltage V_F and low junction capacitance is recommended.

7.2.2.7 Estimate the UCC2773x-Q1 Power Losses

The power losses of the UCC2773x-Q1 (P $_{UCC2773x-Q1}$) are estimated by calculating losses from several components. The combined power losses due to quiescent current (I_{QDD} , I_{QBS}) and no-load switching are calculated below:

$$P_{QC} = V_{DD} \times \left(I_{VDD(100 \text{ kHz})} + I_{VHB(100 \text{ kHz})}\right) = 15 \text{ V} \times (330 \text{ } \mu\text{A} + 275 \text{ } \mu\text{A}) \approx 9 \text{ mW}$$
 (16)

Refer to Figure 5-16 to find I_{VDD} and I_{VHB} . Static losses due to leakage current (I_{BL}) are calculated from the HB high-voltage node as shown below:

$$P_{IBL} = V_{HB} \times I_{BL} \times D = 450 \text{ V} \times 0.1 \,\mu\text{A} \times 0.5 \approx 0.02 \text{ mW}$$
 (17)

Note that static losses due to I_{BL}increase with temperature. See Figure 5-10.



Dynamic losses incurred due to the gate charge while driving the FETs Q1 and Q2 are calculated below. Please note that this component typically dominates over the dynamic losses related to the internal VDD and VHB switching logic circuitry in the UCC2773x-Q1.

$$P_{OG1,OG2} = 2 \times V_{DD} \times Q_G \times f_{SW} = 2 \times 15 \text{ V} \times 87 \text{ nC} \times 100 \text{ kHz} \approx 261 \text{ mW}$$
 (18)

The dynamic losses are shared between the internal pullup and pulldown resistance of the gate driver IC, the external gate resistance, and the internal gate resistance of the switching device. The pullup resistance changes dynamically during switching, so using R_{OH} provides for an overestimate of the gate driver power dissipation, which provides for design margin.

$$P_{GD} = \frac{P_{QG1,QG2}}{2} \times \left(\frac{R_{OH}}{R_{OH} + R_{G_{ON}} + R_{G_{int}}} + \frac{R_{OL}}{R_{OL} + R_{G_{OFF}} + R_{G_{int}}} \right)$$
(19)

$$P_{GD} = \frac{261 \text{ mW}}{2} \times \left(\frac{12.6 \Omega}{12.6 \Omega + 3.01 \Omega + 3.8 \Omega} + \frac{1 \Omega}{1 \Omega + 3.01 \Omega + 3.8 \Omega} \right) \approx 102 \text{ mW}$$
 (20)

The total power losses in the gate driver IC for this example are calculated below:

$$P_{\text{Total GD}} \approx P_{\text{OC}} + P_{\text{IBL}} + P_{\text{GD}} = 9 \text{ mW} + 0.02 \text{ mW} + 102 \text{ mW} \approx 0.111 \text{ W}$$
 (21)

7.2.2.8 Application Example Schematic Note

In the application example schematic there are optional $10k\Omega$ resistors across the gate and source terminals of FET Q1 and Q2. These resistors are placed across these nodes to ensure FETs Q1 and Q2 are not turned on if the UCC2773x-Q1 is not in place or properly soldered to the circuit board or if the UCC2773x-Q1 is in an unbiased state.

Submit Document Feedback

7.2.3 Application Curves

Figure 7-2 and Figure 7-3 show the measured LI to LO turn-on and turn-off delay of one UCC2773x-Q1 device. Channel 1 depicts LI, and Channel 3 depicts LO.





Figure 7-4 and Figure 7-5 show the measured HI to HO turn-on and turn-off delay of one UCC2773x-Q1 device. Channel 1 depicts HI, and Channel 3 depicts HO.



7.3 Power Supply Recommendations

Because the UCC2773x-Q1 is a 3.5A, peak-current driver, it requires the placement of low-esr noise-decoupling capacitance as close as possible from the VDD terminal to the VSS/COM terminal to ensure a stable supply during switching. Ceramic capacitors with stable dielectric characteristics over temperature are recommended, such as X7R or better. Additionally, a larger electrolytic capacitor may also be added in parallel to act as an energy storage capacitor, especially in systems with large gate charge.

The recommended electrolytic capacitor is a $22\mu F$, 50V capacitor. The recommended decoupling capacitors are a $1\mu F$ 0805-sized 50V X7R capacitor, ideally with (but not essential) a second smaller parallel 100nF 0603-sized 50V X7R capacitor.

Similarly, a low-esr X7R capacitance is recommended for the HB-HS power terminals which must be placed as close as possible to device pins.

7.4 Layout

7.4.1 Layout Guidelines

- Locate the UCC2773x-Q1 as close as possible to the MOSFETs in order to minimize the length of highcurrent traces between the HO/LO and the Gates of MOSFETs/IGBTs, as well as the return current path to the driver HS and COM from the Source/Emitter of the MOSFET/IGBT.
- Locate the VDD capacitor (C_{VDD}) and VHB capacitor (C_{BOOT}) as close as possible to the pins of the UCC2773x-Q1.



- A 2Ω to 5Ω resistor in series with the bootstrap diode is recommended to limit bootstrap current.
- An RC filter with 1Ω to 51Ω resistance and 10pF to 390pF capacitance for HI/LI is recommended.
- Avoid LI, EN, and HI (driver input) traces placed close to the HS node or any other high dV/dt traces that can induce significant noise into the relatively high impedance leads.
- Separate power traces and signal traces, such as output and input signals.
- Ensure there is not high switching current flowing in the control ground (input signal reference) from the power train ground.
- On the split ground device, a separate VDD–COM and VDD–VSS bypass capacitor should be used to reduce the impact of ground bounce on the driver.

7.4.2 Layout Example




Figure 7-6. 14D Layout Example

Submit Document Feedback



8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.1.2 Development Support

User Guide, Using the UCC27735Q1 EVM, (SLVUD94)

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

8.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (September 2025) to Revision A (September 2025)

Page

Changed UCC27734-Q1 from Product Preview to Production Data......



10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback

www.ti.com 1-Oct-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
UCC27734QDRQ1	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	U7734Q
UCC27735QDRQ1	Active	Production	SOIC (D) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	UCC27735Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27734-Q1, UCC27735-Q1:

Catalog: UCC27734, UCC27735

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 1-Oct-2025

NOTE: Qualified Version Definitions:


Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device		Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27735QDRQ1	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 30-Sep-2025



*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
I	UCC27735QDRQ1	SOIC	D	14	2500	353.0	353.0	32.0





NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
- 4. This dimension does not include interlead flash.
- 5. Reference JEDEC registration MS-012, variation AA.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.







NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.





NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.





NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated