

2.5A and 5A, 35V_{MAX} VDD FET and IGBT Single-Gate Driver

1 Features

- Low cost gate driver (offering optimal solution for driving FET and IGBTs)
- Superior replacement to discrete transistor pair drive (providing easy interface with controller)
- CMOS compatible input logic threshold (becomes fixed at VDD above 18V)
- Split outputs allow separate turn-on and turn-off tuning
- Enable with fixed TTL compatible threshold
- High 2.5A source and 5A sink peak drive currents at 18V VDD
- Wide VDD range from 10V up to 35V
- Input pins capable of withstanding up to -5V DC below ground
- Output held low when inputs are floating or during VDD UVLO
- Fast propagation delays (17ns typical)
- Fast rise and fall times (15ns and 7ns typical with 1800pF load)
- Under Voltage Lockout (UVLO)
- Used as a high-side or low-side driver (if designed with proper bias and signal isolation)
- Low cost, space saving 6-pin DBV (SOT-23) package
- Operating temperature range of -40°C to 140°C

2 Applications

- Automotive
- Switch-mode power supplies
- DC-to-DC converters
- Solar inverters, motor control, UPS
- HEV and EV chargers
- Home appliances
- Renewable energy power conversion
- SiC FET converters

3 Description

The UCC27532 is a single-channel, high-speed, gate driver capable of effectively driving MOSFET and IGBT power switches by up to 2.5A source and 5A sink (asymmetrical drive) peak current. Strong sink capability in asymmetrical drive boosts immunity against parasitic Miller turn-on effect. The UCC27532 device also features a split-output configuration where the gate-drive current is sourced through OUTH pin and sunk through OUTL pin. This pin arrangement allows the user to apply independent turn-on and turn-off resistors to the OUTH and OUTL pins respectively and easily control the switching slew rates.

The driver has rail-to-rail drive capability and extremely small propagation delay typically 17ns.

The UCC27532DBV has CMOS input threshold centered 55% rise and 45% fall in regards of VDD at VDD below or equal 18V. When VDD is above 18V, the input threshold remains fixed at its maximum level.

The driver has EN pin with fixed TTL compatible threshold. EN is internally pulled up; pulling EN low disables driver, while leaving it open provides normal operation. The EN pin can be used as an additional input with the same performance as the IN pin.

Leaving the input pin of driver open holds the output low. The logic behavior of the driver is shown in the application diagram, timing diagram and input and output logic truth table.


Internal circuitry on VDD pin provides an under voltage lockout function that holds output low until VDD supply voltage is within operating range.

The UCC27532 driver is offered in a 6-pin standard SOT-23 (DBV) package. The device operates over wide temperature range of -40°C to 140°C.

Package Information

PART NUMBER	PACKAGE (1) (2)	PEAK CURRENT (SOURCE AND SINK)	INPUT THRESHOLD LOGIC	OPERATING TEMPERATURE RANGE T _A
UCC27532 DBV	DBV (SOT-23, 6)	2.5 A, 5 A	CMOS- (dependent on VDD bias voltage)	-40°C to +140°C

- (1) DBV package uses Pb-Free lead finish of Pd-Ni-Au which is compatible with MSL level 1 at 255°C to 260°C peak reflow temperature to be compatible with either lead free or Sn/Pb soldering operations.
- (2) For all available packages, see [Section 11](#).



Pinout



Table of Contents

1 Features	1	7.1 Application Information.....	17
2 Applications	1	7.2 Typical Applications.....	18
3 Description	1	8 Layout	20
4 Pin Configuration and Functions	3	8.1 Layout Guidelines.....	20
5 Specifications	4	8.2 Thermal Considerations.....	21
5.1 Absolute Maximum Ratings.....	4	9 Device and Documentation Support	22
5.2 Recommended Operating Conditions.....	4	9.1 Third-Party Products Disclaimer.....	22
5.3 Thermal Information.....	4	9.2 Receiving Notification of Documentation Updates.....	22
5.4 Electrical Characteristics.....	5	9.3 Support Resources.....	22
5.5 Typical Characteristics.....	7	9.4 Trademarks.....	22
6 Detailed Description	11	9.5 Electrostatic Discharge Caution.....	22
6.1 Functional Block Diagram.....	11	9.6 Glossary.....	22
6.2 Feature Description.....	11	10 Revision History	22
6.3 Device Functional Modes.....	16	11 Mechanical, Packaging, and Orderable Information	23
7 Application and Implementation	17		

4 Pin Configuration and Functions




Figure 4-1. 6-Pin DBV SOT-23, Package (top view)

Table 4-1. Pin Functions

PIN		TYPE	DESCRIPTION
NO	NAME		
1	EN	I	Enable (Pull EN to GND in order to disable output, pull it high or leave open to enable output).
2	IN	I	Driver non-inverting input (CMOS threshold for UCC27532DBV).
3	VDD	I	Bias supply input.
4	GND	-	Ground (all signals are referenced to this node).
5	OUTL	O	5-A sink current output of driver.
6	OUTH	O	2.5-A source current output of driver.

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾ ⁽²⁾ ⁽³⁾

		MIN	MAX	UNIT
Supply voltage range,	VDD	-0.3	35	V
Continuous	OUTH, OUTL	-0.3	VDD +0.3	
Pulse	OUTH, OUTL (200 ns)	-2	VDD +0.3	
Continuous IN, EN		-5	27	V
Pulse IN, EN (1.5 μ s)		-6.5	27	
Human body model, HBM (ESD)(5)			4000	
Charged device model, CDM (ESD)			1000	
Operating virtual junction temperature range, T _J		-40	150	°C
Storage temperature range, T _{stg}		-65	150	
Lead temperature	Soldering, 10 sec.		300	
	Reflow		260	

- (1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to GND unless otherwise noted. Currents are positive into, negative out of the specified terminal. See Packaging Section of the datasheet for thermal limitations and considerations of packages.
- (3) These devices are sensitive to electrostatic discharge; follow proper device handling procedures.

5.2 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	TYP	MAX	UNIT
Supply voltage range, VDD	10	18	32	V
Operating junction temperature range	-40		140	°C
Input voltage, IN	-5		25	V
Enable, EN	-5		25	

5.3 Thermal Information

THERMAL METRIC ⁽¹⁾		UCC27532 DBV (6 PINS)	UNITS
θ_{JA}	Junction-to-ambient thermal resistance ⁽²⁾	178.3	°C/W
θ_{JCTop}	Junction-to-case (top) thermal resistance ⁽³⁾	109.7	
θ_{JB}	Junction-to-board thermal resistance ⁽⁴⁾	28.3	
ψ_{JT}	Junction-to-top characterization parameter ⁽⁵⁾	14.7	
ψ_{JB}	Junction-to-board characterization parameter ⁽⁶⁾	27.8	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance ⁽⁷⁾	n/a	

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report (SPRA953).
- (2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as specified in JESD51-7, in an environment described in JESD51-2a.
- (3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
- (4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB temperature, as described in JESD51-8.
- (5) The junction-to-top characterization parameter, ψ_{JT} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $R_{\theta JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
- (6) The junction-to-board characterization parameter, ψ_{JB} , estimates the junction temperature of a device in a real system and is extracted from the simulation data for obtaining $R_{\theta JA}$, using a procedure described in JESD51-2a (sections 6 and 7).
- (7) The junction-to-case (bottom) thermal resistance is obtained by simulating a cold plate test on the exposed (power) pad. No specific JEDEC standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.

5.4 Electrical Characteristics

Unless otherwise noted, VDD = 18 V, T_A = T_J = -40°C to 140°C, IN switching from 0 V to VDD, 1-μF capacitor from VDD to GND, f = 100 kHz. Currents are positive into, negative out of the specified terminal. OUTH and OUTL are tied together. Typical condition specifications are at 25°C.

PARAMETER		CONDITION	MIN	TYP	MAX	UNITS
Bias Currents						
I _{DDoff}	Startup Current, VDD = 7.0	IN, EN = VDD	100	240	350	μA
		IN, EN = GND	100	250	350	
Under Voltage Lockout (UVLO)						
V _{ON}	Supply start threshold		8.0	8.9	9.8	V
V _{OFF}	Minimum operating voltage after supply start		7.3	8.2	9.1	
V _{DD_H}	Supply voltage hysteresis			0.7		
Input (IN)						
V _{IN_H}	Input signal high threshold	VDD = 16V, Output high	8.8	9.4	10	V
V _{IN_L}	Input signal low threshold	VDD = 16V, Output low	6.7	7.3	7.9	
V _{IN_HYS}	Input signal hysteresis	VDD = 16V		2.1		
Enable (EN)						
V _{EN_H}	Enable signal high threshold	VDD = 16V, Output high	1.7	1.9	2.1	V
V _{EN_L}	Enable signal low threshold	VDD = 16V, Output low	0.8	1.0	1.2	
V _{EN_HYS}	Enable signal hysteresis	VDD = 16V		0.9		
Outputs (OUTH/OUTL)						
I _{SRC/SNK}	Source peak current (OUTH)/sink peak current (OUTL)(13) (1)	C _{LOAD} = 0.22 μF, f = 1 kHz		-2.5/+5		A
V _{OH}	OUTH, high voltage	I _{OUTH} = -10 mA	VDD -0.2	VDD -0.12	VDD -0.07	V
V _{OL}	OUTL, low voltage	I _{OUTL} = 100 mA		0.065	0.125	
R _{OH}	OUTH, pull-up resistance (15) (3)	T _A = 25°C, I _{OUT} = -10 mA	11	12	12.5	Ω
		T _A = -40°C to 140°C, I _{OUT} = -10 mA	7	12	20	
R _{OL}	OUTL, pull-down resistance	T _A = 25°C, I _{OUT} = 100 mA	0.45	0.65	0.85	
		T _A = -40°C to 140°C, I _{OUT} = 100 mA	0.3	0.65	1.25	
Switching Time (1) (2)						
t _R	Rise time	C _{LOAD} = 1.8 nF		15		ns
t _F	Fall time	C _{LOAD} = 1.8 nF		7		
t _{D1}	Turn-on propagation delay	C _{LOAD} = 1.8 nF, IN = 0 V to VDD		17	26	
t _{D2}	Turn-off propagation delay	C _{LOAD} = 1.8 nF, IN = VDD to 0 V		17	26	

(1) Ensured by design and tested during characterization. Not production tested.

(2) See [Figure 5-1](#).

(3) Output pull-up resistance here is a DC measurement that measures resistance of PMOS structure only, not N-channel structure. The effective dynamic pull-up resistance is 3 x R_{OL}.




Figure 5-1. Timing Diagram (OUTH tied to OUTL)(Input = IN, Output = OUT (EN = VDD), or Input = EN, Output = OUT (IN = VDD))

5.5 Typical Characteristics




Figure 5-2. Rise Time vs Supply Voltage




Figure 5-3. Fall Time vs Supply Voltage




Figure 5-4. Propagation Delay vs Supply Voltage




Figure 5-5. Operating Supply Current vs Frequency




Figure 5-6. Start-Up Current vs Temperature




Figure 5-7. Operating Supply Current vs Temperature (output switching)

5.5 Typical Characteristics (continued)




Figure 5-8. UVLO Threshold Voltage vs Temperature




Figure 5-9. Input Threshold vs Temperature




Figure 5-10. Enable Threshold vs Temperature




Figure 5-11. Output Pull-Up Resistance vs Temperature

5.5 Typical Characteristics (continued)




Figure 5-12. Output Pull-Down Resistance vs Temperature




Figure 5-13. Operating Supply Current vs Temperature (output in DC on/off condition)




Figure 5-14. Input-to-Output Propagation Delay vs Temperature




Figure 5-15. Rise Time vs Temperature

5.5 Typical Characteristics (continued)




Figure 5-16. Fall Time vs Temperature




Figure 5-17. Operating Supply Current vs Supply Voltage (output switching)




Figure 5-18. Rise Time vs Supply Voltage





Figure 5-19. Fall Time vs Supply Voltage

6 Detailed Description

6.1 Functional Block Diagram

(EN Pull-Up Resistance to VREF = 500 k Ω , VREF = 5.8 V, In Pull-Down Resistance to GND = 230 k Ω)



6.2 Feature Description

6.2.1 VDD Under Voltage Lockout

The UCC27532 device has internal under voltage lockout (UVLO) protection feature on the VDD pin supply circuit blocks. To ensure acceptable power dissipation in the power switch, this UVLO prevents the operation of the gate driver at low supply voltages. Whenever the driver is in UVLO condition (when VDD voltage less than V_{ON} during power-up and when VDD voltage is less than V_{OFF} during power down), this circuit holds all outputs LOW, regardless of the status of the inputs. The UVLO is typically 8.9 V with 700-mV typical hysteresis. This hysteresis helps prevent chatter when low VDD supply voltages have noise from the power supply and also when there are droops in the VDD bias voltage when the system commences switching and there is a sudden increase in I_{DD} . The capability to operate at voltage levels such as 10 V to 32 V provides flexibility to drive Si MOSFETs, IGBTs, and emerging SiC FETs.




Figure 6-1. Power Up

6.2.2 Input Stage

The input pin of UCC27532 device is based on a standard CMOS compatible input threshold logic that is dependent on the VDD supply voltage. The input threshold is approximately 55% of VDD for rise and 45% of VDD for fall. With 18-V VDD, typical high threshold = 9.4 V and typical low threshold = 7.3 V. The 2.1-V hysteresis offers excellent noise immunity compared to traditional TTL logic implementations, where the hysteresis is typically less than 0.5 V. For proper operation using CMOS input, the input signal level should be at a voltage equal to VDD. Using an input signal slightly larger than the threshold but less than VDD for CMOS input can result in slower propagation delay from input to output for example. This device also features tight control of the input pin threshold voltage levels which eases system design considerations and guarantees stable operation across temperature. The very low input capacitance, typically 20 pF, on these pins reduces loading and increases switching speed.

The device features an important safety function wherein, whenever the input pin is in a floating condition, the output is held in the low state. This is achieved using GND pull-down resistors on the non-inverting input pin (IN pin), as shown in the device block diagram.

The input stage of the driver should preferably be driven by a signal with a short rise or fall time. Caution must be exercised whenever the driver is used with slowly varying input signals, especially in situations where the device is located in a separate daughter board or PCB layout has long input connection traces:

- High dI/dt current from the driver output coupled with board layout parasitics can cause ground bounce. Since the device features just one GND pin which may be referenced to the power ground, this may interfere with the differential voltage between Input pins and GND and trigger an unintended change of output state. Because of fast 17 ns propagation delay, this can ultimately result in high-frequency oscillations, which increases power dissipation and poses risk of damage
- 2.1-V input threshold hysteresis boosts noise immunity compared to most other industry standard drivers.

If limiting the rise or fall times to the power device to reduce EMI is necessary, then an external resistance is highly recommended between the output of the driver and the power device instead of adding delays on the input signal. This external resistor has the additional benefit of reducing part of the gate charge related power dissipation in the gate driver device package and transferring it into the external resistor itself.

6.2.3 Enable Function

The Enable (EN) pin of the UCC27532 has an internal pull-up resistor to an internal reference voltage so leaving Enable floating turns on the driver and allows it to send output signals properly. If desired, the Enable can also be driven by low-voltage logic to enable and disable the driver.

6.2.4 Output Stage

The output stage of the UCC27532 device is illustrated in Figure 6-2. The UCC27532 device features a unique architecture on the output stage which delivers the highest peak source current when it is most needed during the Miller plateau region of the power switch turn-on transition (when the power switch drain/collector voltage experiences dV/dt). The device output stage features a hybrid pull-up structure using a parallel arrangement of N-Channel and P-Channel MOSFET devices. By turning on the N-Channel MOSFET during a narrow instant when the output changes state from low to high, the gate driver device is able to deliver a brief boost in the peak sourcing current enabling fast turn on.




Figure 6-2. UCC27532 Gate Driver Output Stage

The R_{OH} parameter (see Electrical Table) is a DC measurement and it is representative of the on-resistance of the P-Channel device only, since the N-Channel device is turned-on only during output change of state from low to high. Thus the effective resistance of the hybrid pull-up stage is much lower than what is represented by R_{OH} parameter. The pull-down structure is composed of a N-Channel MOSFET only. The R_{OL} parameter (see Section 5.4), which is also a DC measurement, is representative of true impedance of the pull-down stage in the device. In UCC27532, the effective resistance of the hybrid pull-up structure is approximately $3 \times R_{OL}$.

The UCC27532 is capable of delivering 2.5-A source, 5-A Sink (asymmetrical drive) at $V_{DD} = 18\text{ V}$. Strong sink capability in asymmetrical drive results in a very low pull-down impedance in the driver output stage which boosts immunity against the parasitic Miller turn-on (high slew rate dV/dt turn on) effect that is seen in both IGBT and FET power switches.

An example of a situation where Miller turn on is a concern is synchronous rectification (SR). In SR application, the dV/dt occurs on MOSFET drain when the MOSFET is already held in Off state by the gate driver. The current charging the C_{GD} Miller capacitance during this high dV/dt is shunted by the pull-down stage of the driver. If the pull-down impedance is not low enough then a voltage spike can result in the V_{GS} of the MOSFET, which can result in spurious turn on. This phenomenon is illustrated in Figure 6-3.




Figure 6-3. Low Pull-Down Impedance in UCC27532 (output stage mitigates Miller turn-on effect)

The driver output voltage swings between V_{DD} and GND providing rail-to-rail operation, thanks to the MOS output stage which delivers very low dropout. The presence of the MOSFET body diodes also offers low impedance to switching overshoots and undershoots. This means that in many cases, external Schottky diode clamps may be eliminated.

6.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in equation below:

$$P_{DISS} = P_{DC} + P_{SW} \quad (1)$$

The DC portion of the power dissipation is $P_{DC} = I_Q \times V_{DD}$ where I_Q is the quiescent current for the driver. The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections etc and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through). The UCC27532 features very low quiescent currents (less than 1 mA) and contains internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the P_{DC} on the total power dissipation within the gate driver can be safely assumed to be negligible. In practice this is the power consumed by driver when its output is disconnected from the gate of power switch.

The power dissipated in the gate driver package during switching (P_{SW}) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage V_G , which is very close to input bias supply voltage V_{DD} due to low V_{OH} drop-out)
- Switching frequency
- Use of external gate resistors

When a driver device is tested with a discrete, capacitive load it is a fairly simple matter to calculate the power that is required from the bias supply. The energy that must be transferred from the bias supply to charge the capacitor is given by:

$$E_G = \frac{1}{2} C_{LOAD} V_{DD}^2 \quad (2)$$

where

- C_{LOAD} is load capacitor and V_{DD} is bias voltage feeding the driver.

There is an equal amount of energy dissipated when the capacitor is discharged. During turn off the energy stored in capacitor is fully dissipated in drive circuit. This leads to a total power loss during switching cycle given by the following:

$$P_G = C_{LOAD} V_{DD}^2 f_{sw} \quad (3)$$

where

- f_{sw} is the switching frequency

The switching load presented by a power FET and IGBT can be converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Q_g , one can determine the power that must be dissipated when charging a capacitor. This is done by using the equivalence, $Q_g = C_{LOAD} V_{DD}$, to provide the following equation for power:

$$P_G = C_{LOAD} V_{DD}^2 f_{sw} = Q_g V_{DD} f_{sw} \quad (4)$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET and IGBT is being turned on or off. Half of the total power is dissipated when the load capacitor is charged during turn-on, and the other half is dissipated when the load capacitor is discharged during turn-off. When no external gate resistor is employed between the driver and MOSFET and IGBT, this power is completely dissipated inside

the driver package. With the use of external gate drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor in accordance to the ratio of the resistances (more power dissipated in the higher resistance component). Based on this simplified analysis, the driver power dissipation during switching is calculated as follows:

$$P_{SW} = 0.5 \times Q_g \times V_{DD} \times f_{sw} \left(\frac{R_{OFF}}{(R_{OFF} + R_{GATE})} + \frac{R_{ON}}{(R_{ON} + R_{GATE})} \right) \quad (5)$$

where

- $R_{OFF} = R_{OL}$ and R_{ON} (effective resistance of pull-up structure) = $3 \times R_{OL}$

6.3 Device Functional Modes

Table 6-1. Input/Output Logic Truth Table

IN PIN	EN PIN	OUTH PIN	OUTL PIN	OUT (OUTH and OUTL pins tied together)
L	L	High-impedance	L	L
L	H	High-impedance	L	L
H	L	High-impedance	L	L
H	H	H	High-impedance	H

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

High-current gate driver devices are required in switching power applications for a variety of reasons. In order to enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver can be employed between the PWM output of controllers or signal isolation devices and the gates of the power semiconductor devices. Further, gate drivers are indispensable when sometimes it is just not feasible to have the PWM controller directly drive the gates of the switching devices. The situation will be often encountered since the PWM signal from a digital controller or signal isolation device is often a 3.3-V or 5-V logic signal which is not capable of effectively turning on a power switch. A level shifting circuitry is needed to boost the logic-level signal to the gate-drive voltage in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar, (or p- n-channel MOSFET), transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate for this since they lack level-shifting capability and low-drive voltage protection. Gate drivers effectively combine both the level-shifting, buffer drive and UVLO functions. Gate drivers also find other needs such as minimizing the effect of switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers and controlling floating power device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses into itself.

The UCC27532 is very flexible in this role with a strong current drive capability and wide supply voltage range up to 35 V. This allows the driver to be used in 12-V Si MOSFET applications, 20-V and -5-V (relative to Source) SiC FET applications, 15-V and -15-V(relative to Emitter) IGBT applications and many others. As a single-channel driver, the UCC27532 can be used as a low-side or high-side driver. To use as a low-side driver, the switch ground is usually the system ground so it can be connected directly to the gate driver. To use as a high-side driver with a floating return node however, signal isolation is needed from the controller as well as an isolated bias to the UCC27532. Alternatively, in a high-side drive configuration the UCC27532 can be tied directly to the controller signal and biased with a non-isolated supply. However, in this configuration the outputs of the UCC27532 need to drive a pulse transformer which then drives the power-switch to work properly with the floating source and emitter of the power switch. Further, having the ability to control turn-on and turn-off speeds independently with both the OUTH and OUTL pins ensures optimum efficiency while maintaining system reliability. These requirements coupled with the need for low propagation delays and availability in compact, low-inductance packages with good thermal capability makes gate driver devices such as the UCC27532 extremely important components in switching power combining benefits of high-performance, low cost, component count and board space reduction and simplified system design.


Table 7-1. UCC27532 Features and Benefits


FEATURE	BENEFIT
High source and sink current capability, 2.5 A and 5 A (asymmetrical).	High current capability offers flexibility in employing UCC27532 device to drive a variety of power switching devices at varying speeds.
Low 17 ns (typ) propagation delay.	Extremely low pulse transmission distortion.
Wide VDD operating range of 10 V to 32 V.	Flexibility in system design.
	Can be used in split-rail systems such as driving IGBTs with both positive and negative(relative to Emitter) supplies.
	Optimal for many SiC FETs.
VDD UVLO protection.	Outputs are held Low in UVLO condition, which ensures predictable, glitch-free operation at power-up and power-down.
	High UVLO of 8.9V typical ensures that power switch is not on in high-impedance state which could result in high power dissipation or even failures.

Table 7-1. UCC27532 Features and Benefits (continued)

FEATURE	BENEFIT
Outputs held low when input pin (IN) in floating condition.	Safety feature, especially useful in passing abnormal condition tests during safety certification
Split output structure (OUTH, OUTL).	Allows independent optimization of turn-on and turn-off speeds using series gate resistors.
Strong sink current (5 A) and low pull-down impedance ($0.65\ \Omega$).	High immunity to high dV/dt Miller turn-on events.
CMOS compatible input threshold logic with wide 2.1-V hysteresis.	Excellent noise immunity.
Input capable of withstanding -6.5 V.	Enhanced signal reliability in noisy environments that experience ground bounce on the gate driver.

7.2 Typical Applications

**Figure 7-1. Driving IGBT Without Negative Bias**



8 Layout

8.1 Layout Guidelines

Proper PCB layout is extremely important in a high current, fast switching circuit to provide appropriate device operation and design robustness. The UCC27532 gate driver incorporates short propagation delays and powerful output stages capable of delivering large current peaks with very fast rise and fall times at the gate of power switch to facilitate voltage transitions very quickly. At higher VDD voltages, the peak current capability is even higher (2.5-A and 5-A peak current is at VDD = 18 V). Very high di/dt can cause unacceptable ringing if the trace lengths and impedances are not well controlled. The following circuit layout guidelines are strongly recommended when designing with these high-speed drivers.

- Locate the driver device as close as possible to power device in order to minimize the length of high-current traces between the driver Output pins and the gate of the power switch device.
- Locate the VDD bypass capacitors between VDD and GND as close as possible to the driver with minimal trace length to improve the noise filtering. These capacitors support high peak current being drawn from VDD during turn-on of power switch. The use of low inductance SMD components such as chip resistors and chip capacitors is highly recommended.
- The turn-on and turn-off current loop paths (driver device, power switch and VDD bypass capacitor) should be minimized as much as possible in order to keep the stray inductance to a minimum. High di/dt is established in these loops at two instances – during turn-on and turn-off transients, which induces significant voltage transients on the output pins of the driver device and gate of the power switch.
- Wherever possible, parallel the source and return traces of a current loop, taking advantage of flux cancellation
- Separate power traces and signal traces, such as output and input signals.
- Star-point grounding is a good way to minimize noise coupling from one current loop to another. The GND of the driver should be connected to the other circuit nodes such as source of power switch, ground of PWM controller etc at one, single point. The connected paths should be as short as possible to reduce inductance and be as wide as possible to reduce resistance.
- Use a ground plane to provide noise shielding. Fast rise and fall times at OUT may corrupt the input signals during transition. The ground plane must not be a conduction path for any current loop. Instead the ground plane must be connected to the star-point with one single trace to establish the ground potential. In addition to noise shielding, the ground plane can help in power dissipation as well.

8.2 Thermal Considerations

The useful range of a driver is greatly affected by the drive power requirements of the load and the thermal characteristics of the package. In order for a gate driver to be useful over a particular temperature range the package must allow for the efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package is summarized in the 'Thermal Information' section of the datasheet. For detailed information regarding the thermal information table, please refer to Application Note from Texas Instruments entitled "IC Package Thermal Metrics" (SPRA953A).

9 Device and Documentation Support

9.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.4 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

9.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (February 2013) to Revision A (September 2024)	Page
• Updated <i>Applications</i> links.....	1
• Added VDD = 16V to <i>Input (IN)</i> and <i>Enable (EN)</i> test conditions.....	5

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC27532DBVR	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVR.A	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVR.B	Active	Production	SOT-23 (DBV) 6	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVT	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532
UCC27532DBVT.B	Active	Production	SOT-23 (DBV) 6	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 140	7532

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC27532 :

- Automotive : [UCC27532-Q1](#)

NOTE: Qualified Version Definitions:


- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

TAPE AND REEL INFORMATION


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC27532DBVR	SOT-23	DBV	6	3000	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3
UCC27532DBVT	SOT-23	DBV	6	250	179.0	8.4	3.2	3.2	1.4	4.0	8.0	Q3

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC27532DBVR	SOT-23	DBV	6	3000	200.0	183.0	25.0
UCC27532DBVT	SOT-23	DBV	6	250	200.0	183.0	25.0

DBV0006A**PACKAGE OUTLINE****SOT-23 - 1.45 mm max height**

SMALL OUTLINE TRANSISTOR



4214840/G 08/2024

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Reference JEDEC MO-178.

EXAMPLE BOARD LAYOUT


DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X



SOLDER MASK DETAILS

4214840/G 08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DBV0006A

SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214840/G 08/2024

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated