# UCC27301A-Q1 Automotive 120V, 3.7A/4.5A Half-Bridge Driver with 8V UVLO, Interlock and Enable

1 Features

- Drives two N-channel MOSFETs in half-bridge configuration
- AEC-Q100 qualified for automotive applications:
  - Device temperature grade 1
- −40°C to +150°C junction temperature range
- 120V abs max voltage on HB pin
- 3.7A sink, 4.5A source output currents
- 8V to 17V VDD operating range (20V abs max) with UVLO
- −(28−VDD)V abs max negative transient tolerance on HS pin (<100ns pulse)
- −10V to +20V abs max input pins tolerance, independent of supply voltage range (TTL compatible)
- Switching parameters:
  - 20ns typical propagation delay times
  - 7.2ns rise and 5.5ns fall time with 1000pF load
  - 4ns typical delay matching
- Integrated bootstrap diode
- Input interlock
- Enable/disable functionality with low current consumption (3µA typical) when disabled (DRC package only)
- Functional Safety-Capable
  - Documentation available to aid functional safety system design

2 Applications

- Automotive DC/DC converters and OBC
- 2-wheeler and 3-wheeler traction drive and battery pack
- Electric power steering (EPS)
- Wireless charging
- Smart glass module

3 Description

The UCC27301A-Q1 is a robust gate driver designed to drive two N-channel MOSFETs in a half-bridge or synchronous buck configuration with an absolute maximum bootstrap voltage of 120V. Its 3.7A peak source and 4.5A peak sink current capability allows the UCC27301A-Q1 to drive large power MOSFETs with minimized switching losses during the transition through the Miller Plateau. The switching node (HS pin) can handle negative transient voltage, which allows the high-side channel to be protected from inherent negative voltages caused by parasitic inductance and stray capacitance.

The inputs are independent of supply voltage and are able to withstand -10V and +20V absolute maximum ratings. The low-side and high-side gate drivers are matched to 4ns between the turn on and turn off of each other and are controlled throught the LI and HI input pins respectively. However, the input interlock logic will turn both driver outputs low whenever both LI and HI inputs are high at the same time. An on-chip 120V rated bootstrap diode eliminates the need to add discrete bootstrap diodes. Undervoltage lockout (UVLO) is provided for both the high-side and the low-side drivers which provides symmetric turn on and turn off behavior and forces the outputs low if the drive voltage is below the specified threshold.

Package Information

PART NUMBER	PACKAGE[1]	ENABLE PIN	BODY SIZE (NOM)
UCC27301AQDDARQ1	DDA (PowerPAD™ SOIC, 8)	No	4.9mm × 3.9mm
UCC27301AQDRCRQ1[2]	DRC (VSON, 10)	Yes	3mm × 3mm

(1) For all available packages, see Section 12.
(2) Advance Information

Typical Application Diagram

# Table of Contents

4 Pin Configuration and Functions

Figure 4-1. DDA Package 8-Pin SOIC with PowerPad™ Top View

Not to scale
Figure 4-2. DRC Package 10-Pin SON Top View

Table 4-1. Pin Functions

PIN			TYPE[3]	DESCRIPTION
NAME	DDA	DRC		
EN	N/A	6	I	Enable input. When this pin is pulled high, it will enable the driver. If left floating or pulled low, it will disable the driver. A filter capacitor, typically 1-10nF, is recommended to be placed from EN to VSS to increase noise immunity in sensitive applications.
HB	2	3	P	High-side bootstrap supply. The bootstrap diode is on-chip but the external bootstrap capacitor is required. Connect positive side of the bootstrap capacitor to this pin. Typical range of HB bypass capacitor is 0.022µF to 0.1µF. The capacitor value is dependant on the gate charge of the high-side MOSFET and must also be selected based on speed and ripple criteria.
HI	5	7	I	High-side input.[1]
HO	3	4	O	High-side output. Connect to the gate of the high-side power MOSFET.
HS	4	5	P	High-side source connection. Connect to source of high-side power MOSFET. Connect the negative side of bootstrap capacitor to this pin.
LI	6	8	I	Low-side input.[1]
LO	8	10	O	Low-side output. Connect to the gate of the low-side power MOSFET.
VDD	1	1	P	Positive supply to the lower-gate driver. Decouple this pin to V_{SS} (GND). Typical decoupling capacitor range is 0.22µF to 4.7µF (see [2]).
VSS	7	9	G	Negative supply terminal for the device that is generally grounded.
Thermal pad[4]	Pad	Pad	—	Connect to a large thermal mass trace and GND plane to dramatically improve thermal performance.

(1) HI, LI, and EN inputs are assumed to connect to a low impedance source signal. The source output impedance is assumed less than 100Ω. If the source impedance is greater than 100Ω, add a bypassing capacitor, each, between HI to VSS, LI to VSS, and EN to VSS. The added capacitor value depends on the noise levels presented on the pins, typically from 1nF to 10nF should be effective to eliminate the possible noise effect. When noise is present on two pins, HI or LI, the effect is to cause HO and LO malfunctions to have wrong logic outputs.
(2) For cold temperature applications TI recommends the upper capacitance range. Follow the Layout Guidelines for PCB layout.
(3) G = Ground, I = Input, O = Output, and P = Power.
(4) Pin VSS and the exposed thermal pad are internally connected on the DRC package only. On the DDA package, the thermal pad is not directly connected to any leads of the package; however, it is electrically and thermally connected to the substrate which is the ground of the device.

5 Specifications

5.1 Absolute Maximum Ratings

Over operating free-air temperature range and all voltages are with respect to V_{ss} (unless otherwise noted).[1]

			MIN	MAX	UNIT
V_{DD}	Supply voltage		−0.3	20	V
V_{HI}, V_{LI}	Input voltages on HI and LI		-10	20	V
V_{EN}	Input voltages on EN (DRC package only)	Input voltages on EN	-10	20	V
V_{LO}	Output voltage on LO	DC	−0.3	V_{DD} + 0.3	V
		Repetitive pulse < 100 ns[2]	−2	V_{DD} + 0.3	
V_{HO}	Output voltage on HO	DC	V_{HS} − 0.3	V_{HB} + 0.3	V
		Repetitive pulse < 100 ns[2]	V_{HS} − 2	V_{HB} + 0.3	
V_{HS}	Voltage on HS	DC	−1	120	V
		Repetitive pulse < 100 ns[2]	−(28 − V_{DD})	120	
V_{HB}	Voltage on HB		−0.3	120	V
	Voltage on HB-HS		−0.3	20	V
T_J	Operating junction temperature		−40	150	°C
T_{stg}	Storage temperature		−65	150	°C

(1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) Values are verified by characterization and are not production tested.

5.2 ESD Ratings

			VALUE	UNIT
$V_{(ESD)}$	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002[1]	±2000	V
		Charged-device model (CDM), per AEC Q100-011	±1500	

(1) AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

Over operating free-air temperature range and all voltages are with respect to V_{ss} (unless otherwise noted).

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	8	12	17	V
V_{HS}	Voltage on HS	−1		105	V
V_{HB}	Voltage on HB	V_{HS} + 8, V_{DD} − 1		V_{HS} + 17, 115	V
SR_{HS}	Voltage slew rate on HS			50	V/ns
T_J	Operating junction temperature	−40		150	°C

5.4 Thermal Information

THERMAL METRIC[1]		UCC27301A-Q1		UNIT
		DDA (PowerPad™ SOIC)	DRC (VSON)	
		8 Pins	10 Pins	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	47.1	51.9	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	60.8	58.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	21.3	24.6	°C/W
ψ_{JT}	Junction-to-top characterization parameter	6.3	1.7	°C/W
ψ_{JB}	Junction-to-board characterization parameter	21.3	24.6	°C/W

5.4 Thermal Information (continued)

| THERMAL METRIC[1] | UCC27301A-Q1 | | UNIT |
| | DDA (PowerPad™ SOIC) | DRC (VSON) | |
	8 Pins	10 Pins	
R$_{\theta JC(bot)}$ Junction-to-case (bottom) thermal resistance	6.2	9.2	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics

V_{DD} = V_{HB} =12 V, V_{HS} = V_{SS} = 0 V, No load on LO or HO, T_A = T_J = –40°C to +150°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENTS						
I_{DD}	VDD quiescent current	V_{LI} = V_{HI} = 0 V, V_{EN} = 3V		0.11	0.19	mA
I_{DDO}	VDD operating current	f = 500 kHz, C_{LOAD} = 0, V_{EN} = 3V		1.4	3	mA
I_{HB}	Boot voltage quiescent current	V_{LI} = V_{HI} = 0 V, V_{EN} = 3V		0.065	0.12	mA
I_{HBO}	Boot voltage operating current	f = 500 kHz, C_{LOAD} = 0, V_{EN} = 3V		1.3	3	mA
I_{HBS}	HB to VSS quiescent current	V_{HS} = V_{HB} = 105 V, V_{EN} = 3V		0.0005	1	µA
I_{HBSO}	HB to VSS operating current	f = 500 kHz, C_{LOAD} = 0, V_{EN} = 3V		0.03	1	mA
I_{DD_DIS}	Driver Current when EN pin is pulled low (Disabled)	DRC package only, V_{EN} = 0		3		µA
INPUT						
V_{HIT_HI}	Input voltage high threshold		1.7	2.3	2.55	V
V_{HIT_LI}	Input voltage high threshold		1.7	2.3	2.55	V
V_{LIT_HI}	Input voltage low threshold		1.2	1.6	1.9	V
V_{LIT_LI}	Input voltage low threshold		1.2	1.6	1.9	V
$V_{IHYS\ HI}$	Input voltage Hysteresis			0.7		V
$V_{IHYS\ LI}$	Input voltage Hysteresis			0.7		V
R_{IN_HI}	Input pulldown resistance	V_{IN} = 3V		68		kΩ
R_{IN_LI}	Input pulldown resistance	V_{IN} = 3V		68		kΩ
ENABLE						
V_{EN}	Voltage threshold on EN pin to enable the driver	DRC package only	1.7	2.3	2.55	V
V_{DIS}	Voltage threshold on EN pin to disable the driver	DRC package only	1.2	1.6	1.9	V
V_{ENHYS}	Enable pin Hysteresis	DRC package only		0.7		V
R_{EN}	EN pin internal pull-down resistance	DRC package only, V_{EN} = 3V		80		kΩ
T_{EN}	Time to enable the driver once the EN pin is pulled high	DRC package only, V_{EN} = 3V		10		µs
T_{DIS}	Time to disable the driver once the EN pin is pulled low	DRC package only, V_{EN} = 0V		0.1		µs
UNDERVOLTAGE PROTECTION (UVLO)						
V_{DDR}	VDD rising threshold		6.2	7	7.8	V
V_{DDHYS}	VDD threshold hysteresis			0.5		V
V_{HBR}	VHB rising threshold		5.6	6.7	7.9	V
V_{HBHYS}	VHB threshold hysteresis			1.1		V
BOOTSTRAP DIODE						
V_F	Low-current forward voltage	I_{VDD-HB} = 100 µA		0.65	0.85	V
V_{FI}	High-current forward voltage	I_{VDD-HB} = 100 mA		0.9	1.05	V
R_D	Dynamic resistance, ΔVF/ΔI	I_{VDD-HB} = 160 mA and 180 mA	0.3	0.55	0.85	Ω
LO GATE DRIVER						
V_{LOL}	Low level output voltage	I_{LO} = 100 mA		0.07	0.19	V

5.5 Electrical Characteristics (continued)

$V_{DD} = V_{HB}$ =12 V, $V_{HS} = V_{SS}$ = 0 V, No load on LO or HO, $T_A = T_J$ = –40°C to +150°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{LOH}	High level output voltage	I_{LO} = -100 mA, $V_{LOH} = V_{DD} – V_{LO}$		0.11	0.29	V
	Peak pullup current[1]	V_{LO} = 0 V		3.7		A
	Peak pulldown current[1]	V_{LO} = 12 V		4.5		A
HO GATE DRIVER						
V_{HOL}	Low level output voltage	I_{HO} = 100 mA		0.07	0.19	V
V_{HOH}	High level output voltage	I_{HO} = –100 mA, $V_{HOH} = V_{HB}- V_{HO}$		0.11	0.29	V
	Peak pullup current[1]	V_{HO} = 0 V		3.7		A
	Peak pulldown current[1]	V_{HO} = 12 V		4.5		A

(1)   Parameter not tested in production.

5.6 Switching Characteristics

$V_{DD} = V_{HB}$ = 12 V, $V_{HS} = V_{SS}$ = 0 V, No load on LO or HO, $T_A = T_J$ = –40°C to +150°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
PROPAGATION DELAYS						
t_{DLFF}	VLI falling to VLO falling	C_{LOAD} = 0 pF, from V_{LIT} of LI to 90% of LO falling	10	19	30	ns
t_{DHFF}	VHI falling to VHO falling	C_{LOAD} = 0 pF, from V_{LIT} of HI to 90% of HO falling	10	19	30	ns
t_{DLRR}	VLI rising to VLO rising	C_{LOAD} = 0 pF, from V_{HIT} of LI to 10% of LO rising	10	20	42	ns
t_{DHRR}	VHI rising to VHO rising	C_{LOAD} = 0 pF, C_{LOAD} = 0 pF, from V_{HIT} of HI to 10% of HO rising	10	20	42	ns
DELAY MATCHING						
t_{MON}	LI ON, HI OFF	T_J = 25°C, from 10% of LO rising to 90% of HO falling		4	9.5	ns
t_{MON}	LI ON, HI OFF	T_J = -40°C to 150°C, from 10% of LO rising to 90% of HO falling		4	17	ns
t_{MOFF}	LI OFF, HI ON	T_J = 25°C, from 90% of LO falling to 10% of HO rising		4	9.5	ns
t_{MOFF}	LI OFF, HI ON	T_J = -40°C to 150°C, from 90% of LO falling to 10% of HO rising		4	17	ns
OUTPUT RISE AND FALL TIME						
t_{R_LO}	LO rise time	C_{LOAD} = 1000 pF, from 10% to 90%		7.2		ns
t_{R_HO}	HO rise time	C_{LOAD} = 1000 pF, from 10% to 90%		7.2		ns
t_{F_LO}	LO fall time	C_{LOAD} = 1000 pF, from 90% to 10%		5.5		ns
t_{F_HO}	HO fall time	C_{LOAD} = 1000 pF, from 90% to 10%		5.5		ns
$t_{R\_LO\_p1}$	LO rise time (3 V to 9 V)	C_{LOAD} = 0.1 µF, (3V to 9V)		0.27	0.6	µs
$t_{R\_HO\_p1}$	HO rise time (3 V to 9 V)	C_{LOAD} = 0.1 µF, (3V to 9V)		0.27	0.6	µs
$t_{F\_LO\_p1}$	LO fall time (9 V to 3 V)	C_{LOAD} = 0.1 µF, (9V to 3V)		0.16	0.4	µs
$t_{F\_HO\_p1}$	HO fall time (9 V to 3 V)	C_{LOAD} = 0.1 µF, (9V to 3V)		0.16	0.4	µs
MISCELLANEOUS						
t_{IN_PW}	Minimum input pulse width that changes the output LO				40	ns
t_{IN_PW}	Minimum input pulse width that changes the output HO				40	ns
t_{OFF_BSD}	Bootstrap diode turnoff time[1][2]	I_F = 20 mA, I_{REV} = 0.5 A[3]		20		ns

(1)   Parameter not tested in production.
(2)   Typical values for T_A = 25°C.
(3) I_F: Forward current applied to bootstrap diode, I_{REV}: Reverse current applied to bootstrap diode.

5.7 Timing Diagrams

**Figure 5-1. Timing Diagrams**

5.8 Typical Characteristics


Figure 5-2. Quiescent Current vs Supply Voltage
T = 25°C

Figure 5-3. IDD Operating Current vs Frequency
V_{DD} = 12 V

Figure 5-4. Boot Voltage Operating Current vs Frequency (HB To HS)
$V_{HB} - V_{HS}$ = 12 V

Figure 5-5. Input Threshold vs Supply Voltage
T = 25°C

Figure 5-6. Input Thresholds vs Temperature
V_{DD} = 12 V

Figure 5-7. Enable Thresholds vs Temperature
V_{DD} = 12 V

Product Folder Links: *UCC27301A-Q1*

5.8 Typical Characteristics (continued)

$I_{HO} = I_{LO} = 100$ mA

Figure 5-8. LO and HO Low-Level Output Voltage vs Temperature

$I_{HO} = I_{LO} = 100$ mA

Figure 5-9. LO and HO High-Level Output Voltage vs Temperature

Figure 5-10. Undervoltage Lockout Threshold vs Temperature

Figure 5-11. Undervoltage Lockout Threshold Hysteresis vs Temperature

$V_{DD} = V_{HB} = 12$ V

Figure 5-12. Propagation Delays vs Temperature

T = 25°C

Figure 5-13. Propagation Delays vs Supply Voltage ($V_{DD} = V_{HB}$)

5.8 Typical Characteristics (continued)

$V_{DD} = V_{HB} = 12\ V$

Figure 5-14. Delay Matching vs Temperature

$V_{DD} = V_{HB} = 12\ V$

Figure 5-15. Enable delay vs Temperature

$V_{DD} = V_{HB} = 12\ V$

Figure 5-16. Disable delay vs Temperature

$V_{DD} = V_{HB} = 12\ V$

Figure 5-17. Output Current vs Output Voltage

Figure 5-18. Diode Current vs Diode Voltage

Product Folder Links: *UCC27301A-Q1*

6 Detailed Description

6.1 Overview

The UCC27301A-Q1 is a high-voltage gate driver designed to drive both the high-side and the low-side N-channel MOSFETs in a synchronous buck or a half-bridge configurations. The two outputs are independently controlled with two TTL-compatible input signals. The device can also work with CMOS type control signals at its inputs as long as the signals meet the turn-on and turn-off threshold specifications of the device. The floating high-side driver is capable of operating with an HB voltage up to 115V with respect to VSS. A 120V bootstrap diode is integrated in the UCC27301A-Q1 device to charge the high-side gate drive bootstrap capacitor. A robust level shifter operates at high speed while consuming low power and provides clean level transitions from the control logic to the high-side gate driver. Undervoltage lockout (UVLO) is provided on both the low-side and the high-side power rails. EN pin is provided (in DRC packaged parts) to enable or disable the driver. The driver also has input interlock functionality, which shuts off both the outputs when the two inputs overlap.

In the UCC27301A-Q1 device, the high side and low side have seperate, interlocked inputs that allow maximum flexibility of input control signals in the application. The boot diode for the high-side driver bias supply is internal to the UCC27301A-Q1.The high-side driver is referenced to the switch node (HS), which is typically the source pin of the high-side MOSFET and drain pin of the low-side MOSFET. The low-side driver is referenced to V_{SS}, which is typically ground. The UCC27301A-Q1 functions are divided into the input stages, UVLO protection, level shift, boot diode, and output driver stages.

Table 6-1. UCC27301A-Q1 Highlights

FEATURE	BENEFIT
3.7A source and 4.5A sink current	High peak current ideal for driving large power MOSFETs with minimal power loss (fast-drive capability at Miller plateau)
Input pins (HI and LI) can directly handle –10VDC up to 20VDC	Increased robustness and ability to handle undershoot and overshoot can interface directly to gate-drive transformers without having to use rectification diodes
120V internal boot diode	Provides voltage margin to meet surge requirements
Switch node (HS pin) able to handle –(28–VDD)V absolute maximum for 100ns	Allows the high-side channel to have extra protection from inherent negative voltages caused by parasitic inductance and stray capacitance
Robust ESD circuitry to handle voltage spikes	Excellent immunity to large dV/dT conditions
20ns propagation delay with 7.2ns rise time and 5.5ns fall time	Best-in-class switching characteristics and extremely low-pulse transmission distortion
Cross-conduction protection	Interlocks inputs to prevent shoot-through
Enable/disable functionality	Offers additional control over the driver for different system states (such as powerup sequencing) and a low quiescent current consumption when disabled
4ns (typical) delay matching between channels	Avoids transformer volt-second offset in bridge
TTL optimized thresholds with increased hysteresis	Complementary to analog or digital PWM controllers; increased hysteresis offers added noise immunity

Product Folder Links: *UCC27301A-Q1*

6.2 Functional Block Diagram

Copyright © 2018, Texas Instruments Incorporated

6.3 Feature Description

6.3.1 Input Stages and Interlock

The two inputs operate independently, with an exception that both outputs will be pulled low when both inputs are high or overlap. The independence allows for full control of two outputs compared to the gate drivers that have a single input. The device has input interlock or cross-conduction protection. Whenever both the inputs are high, the internal logic turns both the outputs off. Once the device is in this mode, when one of the inputs goes low, the outputs follow the input logic. There is no other fixed time de-glitch filter implemented in the device and therefore propagation delay and delay matching are not sacrificed. In other words, there is no built-in dead-time due to the interlock feature. Any noise on the input that could cause the output to shoot-through will be filtered by this feature and the system stays protected.

The inputs are TTL-logic compatible. The device can also work with CMOS type control signals at its inputs as long as the signals meet the turn-on and turn-off threshold specifications of the device. Because the inputs are independent of supply voltage, they can be connected to outputs of either digital controller or analog controller. Inputs can accept wide slew rate signals and input can withstand negative voltage to increase the robustness. Small filter at the inputs of the driver further improves system robustness in noise prone applications. The inputs have internal pull down resistors with typical value of 68kΩ. Thus, when the inputs are floating, the outputs are held low.

Figure 6-1. Interlock or Input Shoot-Through Protection

6.3.2 Enable

The device in DRC package has an enable (EN) pin. The outputs will be active only if the EN pin voltage is above the threshold voltage. Outputs will be held low if EN pin is left floating or pulled-down to ground. An internal 80-kΩ resistor pulls the EN pin to VSS. Thus, leaving the EN pin floating disables the device. Externally pulling EN pin to ground shall also disable the device. If the EN pin is not used, then it is recommended to tie it to VDD pin. If a pull-up resistor needs to be used then a strong pull-up resistor is recommended. For 12V supply voltage, a 10kΩ pull-up is suggested. In noise prone application, a small filter capacitor, 1nF to 10nF, should be connected from the EN pin to VSS pin as close to the device as possible. An analog or a digital controller output pin could be connected to EN pin to enable or disable the device. Built-in hysteresis helps prevent any nuisance tripping or chattering of the outputs.

6.3.3 Undervoltage Lockout (UVLO)

Both the high-side and the low-side driver stages include UVLO protection circuitry which monitors the supply voltage (VDD) and the bootstrap capacitor voltage (V_{HB} to V_{HS}). The UVLO circuit inhibits each output until sufficient supply voltage is available to turn on the external MOSFETs. The built-in UVLO hysteresis prevents chattering during supply voltage variations. When the supply voltage is applied to the VDD pin of the device, both the outputs are held low until VDD exceeds the UVLO threshold. Any UVLO condition on the bootstrap capacitor (VHB–HS) disables only the high-side output (HO).

6.3.4 Level Shifter

The level shift circuit is the interface from the high-side input, which is a VSS referenced signal, to the high-side driver stage which is referenced to the switch node (HS pin). The level shift allows control of the HO output

which is referenced to the HS pin. The delay introduced by the level shifter is kept as low as possible and therefore the device provides excellent propagation delay characteristic and delay matching with the low-side driver output. Low delay matching allows power stages to operate with less dead time. The reduction in dead time is very important in applications where high efficiency is required.

6.3.5 Boot Diode

The boot diode necessary to generate the high-side bias is included in the UCC27301A-Q1 family of drivers. The diode anode is connected to V_{DD} and cathode connected to V_{HB}. With the V_{HB} capacitor connected to HB and the HS pins, the V_{HB} capacitor charge is refreshed every switching cycle when HS transitions to ground. The boot diode provides fast recovery times, low diode resistance, and voltage rating margin to allow for efficient and reliable operation.

6.3.6 Output Stages

The output stages are the interface to the power MOSFETs in the power train. High slew rate, low resistance and high peak current capability of both output drivers allow for efficient switching of the power MOSFETs. The low-side output stage is referenced from V_{DD} to V_{SS} and the high side is referenced from V_{HB} to V_{HS}. The device output stages feature a pull-up structure which delivers the highest peak source current when it is most needed, during the Miller plateau region of the power switch turn on transition. The output pull-up and pull-down structure of the device is totem pole NMOS-PMOS structure.

6.3.7 Negative Voltage Transients

In most applications, the body diode of the external low-side power MOSFET clamps the HS node to ground. In some situations, board capacitance and inductance can cause the HS node to transiently swing several volts below ground, before the body diode of the external low-side MOSFET clamps this swing. The HS pin in the device is allowed to swing below ground as long as specifications are not violated and conditions mentioned in this section are followed.

Ensure that the HB to HS operating voltage is within the recommended operating conditions. Hence, if the HS pin transient voltage is –5V, then VDD (and thus HB) is ideally limited to 12V to keep the HB to HS voltage below 17V. Generally when HS swings negative, HB follows HS instantaneously and therefore the HB to HS voltage does not significantly overshoot.

HS must always be at a lower potential than HO. Pulling HO more negative than specified conditions can activate parasitic transistors which may result in excessive current flow from the HB supply. This may result in damage to the device. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and VSS to protect the device from this type of transient. The diode must be placed as close to the device pins as possible in order to be effective.

Low ESR bypass capacitors from HB to HS and from VDD to VSS are essential for proper operation of the gate driver device. The capacitor should be located at the leads of the device to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductance with the bypass capacitor causes voltage ringing at the leads of the device which must be avoided for reliable operation.

Based on application board design and other operating parameters, along with HS pin, other pins such as HI and LI input pins might also transiently swing below ground. To accommodate such operating conditions, the input pins of the device are capable of handling absolute maximum of –10V. Based on the layout and other design constraints, sometimes the outputs, HO and LO, might also see transient voltages for short durations. Therefore, the device can also handle –2V transients with less than 100ns duration on the HO and LO output pins.

6.4 Device Functional Modes

When the device is enabled, the device operates in normal mode and UVLO mode. See Section 6.3.3 for more information on UVLO operation mode. In normal mode when the VDD and VHB–HS are above UVLO threshold, the output stage is dependent on the states of the EN, HI and LI pins. The output HO and LO will be low if input state is floating.

Table 6-2. Device Logic Table

EN[1]	HI	LI	HO[2]	LO[3]
L	X	X	L	L
H	L	L	L	L
H	L	H	L	H
H	H	L	H	L
H	H	H	L	L

(1) EN pin is available only in DRC package.
(2) HO is measured with respect to HS.
(3) LO is measured with respect to VSS.

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

To enable fast switching of power devices and reduce associated switching power losses, a powerful gate driver is employed between the PWM output of controllers and the gates of the power semiconductor devices. Also, gate drivers are indispensable when it is impossible for the PWM controller to directly drive the gates of the switching devices. With the advent of digital power, this situation will be often encountered because the PWM signal from the digital controller is often a 3.3V logic signal which cannot effectively turn on a power switch. Level shifting circuitry is needed to boost the 3.3V signal to the gate-drive voltage (such as 12V) in order to fully turn on the power device and minimize conduction losses. Traditional buffer drive circuits based on NPN/PNP bipolar transistors in totem-pole arrangement, being emitter follower configurations, prove inadequate with digital power because they lack level-shifting capability. Gate drivers effectively combine both the level-shifting and buffer-drive functions. Gate drivers also find other needs such as minimizing the effect of high-frequency switching noise by locating the high-current driver physically close to the power switch, driving gate-drive transformers, and controlling floating power-device gates, reducing power dissipation and thermal stress in controllers by moving gate charge power losses from the controller into the driver.

7.2 Typical Application

Figure 7-1. UCC27301A-Q1 Typical Application Diagram 1

7.2.1 Design Requirements

For this design example, use the parameters listed in Table 7-1.

Table 7-1. Design Specifications

DESIGN PARAMETER	EXAMPLE VALUE
Supply voltage, VDD	12 V
Voltage on HS, VHS	0 V to 100 V
Voltage on HB, VHB	12 V to 112 V
Output current rating, IO	–4.5 A to 3.7A

Product Folder Links: *UCC27301A-Q1*

Table 7-1. Design Specifications (continued)

DESIGN PARAMETER	EXAMPLE VALUE
Operating frequency	500 kHz

7.2.2 Detailed Design Procedure

7.2.2.1 Input Threshold Type

The UCC27301A-Q1 device has an input absolute maximum voltage range from –10V to 20V. This increased robustness means that both parts can be directly interfaced to gate drive transformers. The device features TTL compatible input threshold logic with wide hysteresis. The threshold voltage levels are low voltage and independent of the VDD supply voltage, which allows compatibility with both logic-level input signals from microcontrollers as well as higher-voltage input signals from analog controllers. See the Electrical Characteristics section for the actual input threshold voltage levels and hysteresis specifications of the device.

7.2.2.2 V_{DD} Bias Supply Voltage

The bias supply voltage to be applied to the VDD pin of the device should never exceed the values listed in the Electrical Characteristics table. However, different power switches demand different voltage levels to be applied at the gate terminals for effective turnon and turnoff. With certain power switches, a positive gate voltage may be required for turnon and a negative gate voltage may be required for turnoff, in which case the VDD bias supply equals the voltage differential. With a wide operating range from 8V to 17V, the device can be used to drive a variety of power switches, such as Si MOSFETs, IGBTs, and wide-bandgap power semiconductors.

7.2.2.3 Peak Source and Sink Currents

Generally, the switching speed of the power switch during turnon and turnoff should be as fast as possible in order to minimize switching power losses. The gate driver device must be able to provide the required peak current for achieving the targeted switching speeds with the targeted power MOSFET. The system requirement for the switching speed is typically described in terms of the slew rate of the drain-to-source voltage of the power MOSFET (such as dV_{DS}/dt). For example, the system requirement might state that a SPP20N60C3 power MOSFET must be turned-on with a dV_{DS}/dt of 20V/ns or higher with a DC bus voltage of 400V in a continuous-conduction-mode (CCM) boost PFC-converter application. This type of application is an inductive hard-switching application and reducing switching power losses is critical. This requirement means that the entire drain-to-source voltage swing during power MOSFET turnon event (from 400V in the OFF state to $V_{DS(on)}$ in on state) must be completed in approximately 20ns or less. When the drain-to-source voltage swing occurs, the Miller charge of the power MOSFET (Q_{GD} parameter in the SPP20N60C3 data sheet is 33nC typical) is supplied by the peak current of gate driver. According to power MOSFET inductive switching mechanism, the gate-to-source voltage of the power MOSFET at this time is the Miller plateau voltage, which is typically a few volts higher than the threshold voltage of the power MOSFET, $V_{GS(TH)}$.

To achieve the targeted dV_{DS}/dt, the gate driver must be capable of providing the Q_{GD} charge in 20ns or less. In other words a peak current of 1.65A (= 33nC/20ns) or higher must be provided by the gate driver. The UCC27301A-Q1 gate driver is capable of providing 3.7A peak sourcing current which clearly exceeds the design requirement and has the capability to meet the switching speed needed. The overdrive capability provides an extra margin against part-to-part variations in the Q_{GD} parameter of the power MOSFET along with additional flexibility to insert external gate resistors and fine tune the switching speed for efficiency versus EMI optimizations. However, in practical designs the parasitic trace inductance in the gate drive circuit of the PCB will have a definitive role to play on the power MOSFET switching speed. The effect of this trace inductance is to limit the dI/dt of the output current pulse of the gate driver. In order to illustrate this, consider output current pulse waveform from the gate driver to be approximated to a triangular profile, where the area under the triangle ($\frac{1}{2} \times I_{PEAK} \times$ time) would equal the total gate charge of the power MOSFET (Q_G parameter in SPP20N60C3 power MOSFET datasheet = 87nC typical). If the parasitic trace inductance limits the dI/dt then a situation may occur in which the full peak current capability of the gate driver is not fully achieved in the time required to deliver the Q_G required for the power MOSFET switching. In other words the time parameter in the equation would dominate and the I_{PEAK} value of the current pulse would be much less than the true peak current capability of the device, while the required Q_G is still delivered. Because of this, the desired switching speed may not be realized, even when theoretical calculations indicate the gate driver is capable of achieving the targeted switching speed.

Thus, placing the gate driver device very close to the power MOSFET and designing a tight gate drive-loop with minimal PCB trace inductance is important to realize the full peak-current capability of the gate driver.

7.2.2.4 Propagation Delay

The acceptable propagation delay from the gate driver is dependent on the switching frequency at which it is used and the acceptable level of pulse distortion to the system. The UCC27301A-Q1 device features 20ns (typical) propagation delays, which ensures very little pulse distortion and allows operation at very high-frequencies. See the Switching Characteristics table for the propagation and switching characteristics of the device.

7.2.2.5 Power Dissipation

Power dissipation of the gate driver has two portions as shown in Equation 1.

$$P_{DISS} = P_{DC} + P_{SW} \tag{1}$$

Use Equation 2 to calculate the DC portion of the power dissipation (PDC).

$$PDC = I_Q \times V_{DD} \tag{2}$$

where

- I_Q is the quiescent current for the driver.

The quiescent current is the current consumed by the device to bias all internal circuits such as input stage, reference voltage, logic circuits, protections, and also any current associated with switching of internal devices when the driver output changes state (such as charging and discharging of parasitic capacitances, parasitic shoot-through, and so forth). The UCC27301A-Q1 features very low quiescent currents and contains internal logic to eliminate any shoot-through in the output driver stage. Thus the effect of the PDC on the total power dissipation within the gate driver can be safely assumed to be negligible. The power dissipated in the gate-driver package during switching (PSW) depends on the following factors:

- Gate charge required of the power device (usually a function of the drive voltage VG, which is very close to input bias supply voltage VDD)
- Switching frequency
- Use of external gate resistors. When a driver device is tested with a discrete, capacitive load calculating the power that is required from the bias supply is fairly simple. The energy that must be transferred from the bias supply to charge the capacitor is given by Equation 3.

$$EG = \tfrac{1}{2}C_{LOAD} \times V_{DD}{}^2 \tag{3}$$

  - where
  - C_{LOAD} is load capacitor
  - V_{DD} is bias voltage feeding the driver

There is an equal amount of energy dissipated when the capacitor is charged and when it is discharged. This leads to a total power loss given by Equation 4.

$$PG = C_{LOAD} \times V_{DD}{}^2 \times f_{SW} \tag{4}$$

where

- f_{SW} is the switching frequency

The switching load presented by a power MOSFET/IGBT is converted to an equivalent capacitance by examining the gate charge required to switch the device. This gate charge includes the effects of the input capacitance plus the added charge needed to swing the drain voltage of the power device as it switches between the ON and OFF states. Most manufacturers provide specifications of typical and maximum gate charge, in nC, to switch the device under specified conditions. Using the gate charge Qg, determine the power

that must be dissipated when switching a capacitor which is calculated using the equation $Q_G = C_{LOAD} \times V_{DD}$ to provide Equation 5 for power.

$$P_G = C_{LOAD} \times V_{DD}^2 \times f_{SW} = Q_G \times V_{DD} \times f_{SW} \tag{5}$$

This power P_G is dissipated in the resistive elements of the circuit when the MOSFET/IGBT is being turned on and off. Half of the total power is dissipated when the load capacitor is charged during turnon, and the other half is dissipated when the load capacitor is discharged during turnoff. When no external gate resistor is employed between the driver and MOSFET/IGBT, this power is completely dissipated inside the driver package. With the use of external gate-drive resistors, the power dissipation is shared between the internal resistance of driver and external gate resistor.

7.2.3 Application Curves

$C_L = 1 \text{ nF}$ $V_{DD} = 12 \text{ V}$

Figure 7-2. LO Rise Time and LI to LO Turn-on Propagation Delay

$C_L = 1 \text{ nF}$ $V_{DD} = 12 \text{ V}$

Figure 7-3. LO Fall Time and LI to LO Turn-off Propagation Delay

$C_L = 1 \text{ nF}$ $V_{DD} = 12 \text{ V}$

Figure 7-4. HO Rise Time and HI to HO Turn-on Propagation Delay

$C_L = 1 \text{ nF}$ $V_{DD} = 12 \text{ V}$

Figure 7-5. HO Fall Time and HI to HO Turn-off Propagation Delay

Product Folder Links: UCC27301A-Q1

8 Power Supply Recommendations

The bias supply voltage range for which the device is recommended to operate is from 8V to 17V. The lower end of this range is governed by the internal undervoltage-lockout (UVLO) protection feature on the V_{DD} pin supply circuit blocks. Whenever the driver is in UVLO condition when the V_{DD} pin voltage is below the $V_{(ON)}$ supply start threshold, this feature holds the output low, regardless of the status of the inputs. The upper end of this range is driven by the 20V absolute maximum voltage rating of the V_{DD} pin of the device (which is a stress rating). Keeping a 3V margin to allow for transient voltage spikes, the maximum recommended voltage for the V_{DD} pin is 17V. The UVLO protection feature also involves a hysteresis function, which means that when the V_{DD} pin bias voltage has exceeded the threshold voltage and device begins to operate, and if the voltage drops, then the device continues to deliver normal functionality unless the voltage drop exceeds the hysteresis specification $V_{DD(hys)}$. Therefore, ensuring that, while operating at or near the 8V range, the voltage ripple on the auxiliary power supply output is smaller than the hysteresis specification of the device is important to avoid triggering device shutdown. During system shutdown, the device operation continues until the V_{DD} pin voltage has dropped below the $V_{(OFF)}$ threshold, which must be accounted for while evaluating system shutdown timing design requirements. Likewise, at system start-up the device does not begin operation until the V_{DD} pin voltage has exceeded the $V_{(ON)}$ threshold.

The quiescent current consumed by the internal circuit blocks of the device is supplied through the V_{DD} pin. Although this fact is well known, it is important to recognize that the charge for source current pulses delivered by the LO pin is also supplied through the same V_{DD} pin. As a result, every time a current is sourced out of the LO pin, a corresponding current pulse is delivered into the device through the V_{DD} pin. Thus, ensure that a local bypass capacitor is provided between the V_{DD} and GND pins and located as close to the device as possible for the purpose of decoupling is important. A low-ESR, ceramic surface-mount capacitor is required. TI recommends using a capacitor in the range 0.22μF to 4.7μF between V_{DD} and GND. In a similar manner, the current pulses delivered by the HO pin are sourced from the HB pin. Therefore a 0.022μF to 0.1μF local decoupling capacitor is recommended between the HB and HS pins.

9 Layout

9.1 Layout Guidelines

To improve the switching characteristics and efficiency of a design, the following layout rules must be followed.

- Locate the driver as close as possible to the MOSFETs.
- Locate the $V_{DD} – V_{SS}$ and V_{HB}-V_{HS} (bootstrap) capacitors as close as possible to the device.
- Pay close attention to the GND trace. Use the thermal pad of the DRM package as GND by connecting it to the VSS pin (GND). The GND trace from the driver goes directly to the source of the MOSFET, but must not be in the high current path of the MOSFET drain or source current.
- Use similar rules for the HS node as for GND for the high-side driver.
- For systems using multiple UCC27301A-Q1 devices, TI recommends that dedicated decoupling capacitors be located at V_{DD}-V_{SS} for each device.
- Care must be taken to avoid placing VDD traces close to LO, HS, and HO signals.
- Use wide traces for LO and HO closely following the associated GND or HS traces. A width of 60 to 100mils is preferable where possible.
- Use as least two or more vias if the driver outputs or SW node must be routed from one layer to another. For GND, the number of vias must be a consideration of the thermal pad requirements as well as parasitic inductance.
- Avoid LI and HI (driver input) going close to the HS node or any other high dV/dT traces that can induce significant noise into the relatively high impedance leads.

A poor layout can cause a significant drop in efficiency or system malfunction, and it can even lead to decreased reliability of the whole system.

9.2 Layout Example

Figure 9-1. UCC27301A-Q1 PCB Layout Example for SOIC package

Product Folder Links: *UCC27301A-Q1*

Figure 9-2. UCC27301A-Q1 PCB Layout Example for VSON package

9.3 Thermal Considerations

The useful range of a driver is greatly affected by the drive-power requirements of the load and the thermal characteristics of the package. For a gate driver to be useful over a particular temperature range, the package must allow for efficient removal of the heat produced while keeping the junction temperature within rated limits. The thermal metrics for the driver package are listed in Thermal Information section. For detailed information regarding the table, refer to the Application Note from Texas Instruments entitled *Semiconductor and IC Package Thermal Metrics* (SPRA953). The UCC27301A-Q1 device is offered in a 10-pin VSON package (DRC).

10 Device and Documentation Support

10.1 Device Support

10.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

10.2 Documentation Support

10.2.1 Related Documentation

PowerPAD™ Thermally Enhanced Package, Application Report (SLMA002)

PowerPAD™ Made Easy, Application Report (SLMA004)

10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.5 Trademarks

PowerPAD™ is a trademark of Texas Instruments.
TI E2E™ is a trademark of Texas Instruments.
All trademarks are the property of their respective owners.

10.6 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.7 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (August 2023) to Revision C (July 2024)	Page
• Changed DDA package from Advance Information to Production Data	1
• Major update to wording and fixed some typicals	1

Product Folder Links: *UCC27301A-Q1*

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

12.1 Tape and Reel Information

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

| Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
PUCC27301AQDDARQ1	SO	DDA	8	3000	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
PUCC27301AQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
UCC27301AQDDARQ1	SO	DDA	8	3000	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
UCC27301AQDRCRQ1	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
PUCC27301AQDDARQ1	SO	DDA	8	3000	340.5	336.1	25
PUCC27301AQDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35
UCC27301AQDDARQ1	SO	DDA	8	3000	340.5	336.1	25
UCC27301AQDRCRQ1	VSON	DRC	10	3000	367.0	367.0	35

Product Folder Links: *UCC27301A-Q1*

12.2 Mechanical Data

DDA0008A

PACKAGE OUTLINE

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE

PowerPAD is a trademark of Texas Instruments.

4218825/A   05/2016

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

www.ti.com

EXAMPLE BOARD LAYOUT

DDA0008A PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE

LAND PATTERN EXAMPLE
SCALE:10X

SOLDER MASK DETAILS

4218825/A   05/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

Texas
INSTRUMENTS
www.ti.com

Product Folder Links: *UCC27301A-Q1*

EXAMPLE STENCIL DESIGN

DDA0008A

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE

(2.34)
BASED ON
0.125 THICK
STENCIL

8X (1.55)

8X (0.6)

(R0.05) TYP

SYMM

(2.34)
BASED ON
0.125 THICK
STENCIL

6X (1.27)

METAL COVERED
BY SOLDER MASK

SYMM

SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES

(5.4)

SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	2.62 X 2.62
0.125	2.34 X 2.34 (SHOWN)
0.150	2.14 X 2.14
0.175	1.98 X 1.98

4218825/A   05/2016

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

TEXAS INSTRUMENTS
www.ti.com

Product Folder Links: *UCC27301A-Q1*

PACKAGE OUTLINE

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

PIN 1 INDEX AREA

3.1 / 2.9

3.1 / 2.9

A

B

1.0 / 0.8

0.05 / 0.00

C

SEATING PLANE

0.08 C

1.65±0.1

2X (0.5)

4X (0.25)

EXPOSED THERMAL PAD

5

6

2X 2

11

SYMM

2.4±0.1

1

10

8X 0.5

10X 0.30 / 0.18

PIN 1 ID (OPTIONAL)

SYMM

10X 0.5 / 0.3

(0.2) TYP

0.1 M C A B
0.05 M C

4218878/B   07/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.

Submit Document Feedback

Product Folder Links: *UCC27301A-Q1*

EXAMPLE BOARD LAYOUT

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X

SOLDER MASK DETAILS

4218878/B   07/2018

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

TEXAS INSTRUMENTS
www.ti.com

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B   07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

TEXAS
INSTRUMENTS
www.ti.com

Product Folder Links: *UCC27301A-Q1*

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC27301AQDDARQ1	Active	Production	SO PowerPAD (DDA) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U27301Q
UCC27301AQDDARQ1.B	Active	Production	SO PowerPAD (DDA) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	U27301Q
UCC27301AQDRCRQ1	Active	Production	VSON (DRC) | 10	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27301Q
UCC27301AQDRCRQ1.B	Active	Production	VSON (DRC) | 10	3000 | LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 150	27301Q
UCC27301AQDRQ1	Active	Production	SOIC (D) | 8	3000 | LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 150	27301Q

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE OPTION ADDENDUM

OTHER QUALIFIED VERSIONS OF UCC27301A-Q1 :

● Catalog : UCC27301A

NOTE: Qualified Version Definitions:

    ● Catalog - TI's standard catalog product

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.