

UCC25661x Family 750kHz Wide V_{IN}/V_{OUT} Range LLC Controller Optimized for Light-Load Efficiency

1 Features

- 50kHz to 750kHz full-load switching frequency
- IPPC control enables wide input and output LLC (WLLC) operation
- Enhanced light load management:
 - High frequency pulse skip for improved light load efficiency
 - Low frequency burst for low standby power
 - Audible frequency range skip for reduced audible noise
 - Integrated PFC on/off control signal to help further reduce standby power
- Internal resonant-capacitor voltage synthesizer for enhanced signal reliability and high startup frequency support
- Automatic capacitive region avoidance
- Adaptive soft start with minimized inrush current
- Integrated high-voltage startup (UCC256610, UCC256611, UCC256612, and UCC256614)
- X-capacitor discharge (UCC256610, UCC256611 and UCC256614).
- Integrated +0.6/-1.2A gate drive
- Complete protections
 - 50ns Over-Current Protection (OCP) - cycle-by-cycle current limit
 - Over-Voltage Protection (OVP), internal and external Over-Temperature Protection (OTP)
 - Input and VCCP UVLO with internal 19V VCCP Clamp
- SOIC-14 package with removed pins for high-voltage clearance

2 Applications

- [SMPS power supply for TV](#)
- [Industrial AC-DC adapters](#)
- [Power tools](#)
- [Medical power supply](#)
- [Multifunctional printer](#)
- [Enterprise and cinema projector](#)
- [PC power supply](#)
- [Gaming console power supply](#)
- [Lighting](#)

3 Description

The UCC25661x family is a high-frequency LLC controller implementing input-power proportional control (IPPC) scheme, along with an enhanced light-load management and multiple protection features.

IPPC widens the control range of the LLC converter simplifies the design of wide input and output-voltage range applications such as LED drivers, battery chargers. It can even work without a PFC for non-universal input applications.

The UCC25661x family has enhanced light-load management that improves the efficiency while minimizing audible noise. To minimize standby power, the UCC25661x family can directly disable the PFC controller when operating in burst mode.


The automatic capacitive region avoidance scheme along with the adaptive soft start with reverse recovery avoidance scheme ensures that the device can never work in a mode where there is a potential to damage the FETs. This scheme makes the controller ideal for working with a pre-biased load.

The UCC25661x family comes with robust protection to help you design a reliable power supply. The UCC25661x family has options supporting high-voltage startup, X-capacitor (X-cap) discharge, OVP response, and extended Gain range. See details in the [Device Comparison Table](#).

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
UCC25661x family	DDB (SOIC, 16)	9.9mm × 3.9mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Efficiency Curve



Table of Contents

1 Features	1	7.4 Protections.....	30
2 Applications	1	7.5 Device Functional Modes.....	34
3 Description	1	8 Application and Implementation	46
4 Device Comparison Table	3	8.1 Application Information.....	46
5 Pin Configuration and Functions	3	8.2 Typical Application.....	46
6 Specifications	6	8.3 Power Supply Recommendations.....	62
6.1 Absolute Maximum Ratings.....	6	8.4 Layout.....	64
6.2 ESD Ratings.....	6	9 Device and Documentation Support	69
6.3 Recommended Operating Conditions.....	7	9.1 Receiving Notification of Documentation Updates....	69
6.4 Thermal Information.....	7	9.2 Support Resources.....	69
6.5 Electrical Characteristics.....	8	9.3 Trademarks.....	69
6.6 Switching Characteristics.....	11	9.4 Electrostatic Discharge Caution.....	69
6.7 Typical Characteristics.....	13	9.5 Glossary.....	69
7 Detailed Description	17	10 Revision History	69
7.1 Overview.....	17	11 Mechanical, Packaging, and Orderable Information	70
7.2 Functional Block Diagram.....	19		
7.3 Feature Description.....	20		

4 Device Comparison Table

Orderable Part Number	UCC256610	UCC256611	UCC256612	UCC256613	UCC256614
Integrated High Voltage Startup	•	•	•		•
Integrated X-Capacitor Discharge	•	•			•
Extended Gain Range (EGR)	•				•
Output -Voltage (OVP) Latch		•			
I _{FB} Typical Value (uA)	80	80	160	160	80
R _{FBInternal} Typical Value (kΩ)	100	100	50	50	100
FB Clamp Current Typical Value (uA)	87.5	87.5	175	175	175
Bulk Brown Out Isink (uA)	1	5	5	5	1
Bulk Brownout Comparator Hysteresis (V)	0.05	0.1	0.1	0.1	0.05
Isense Threshold Steady State (mV)	150	150	150	150	150
TSET Enforced Burst Mode Retention Enable	•				
Soft On/ Soft Off Enable	•				
VCR Integrator Gain Set by TSET Difference Voltage Calculation	•	•	•	•	•
PFC On/Off during LF Burst					•
IPPC Enable	•	•	•	•	•
ZCS fault Enable	•	•	•	•	•

5 Pin Configuration and Functions




Figure 5-1. DDB Package, 16-Pin SOIC; Pins 2 and 13 Removed (Top View)

Table 5-1. Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
HV	1	I	High-voltage (HV) Startup and X-Capacitor Discharge. This pin is used to to perform HV startup. After startup is completed, the HV pin is used for AC presence detection and X-Capacitor discharge. This pin is connected to the rectified AC line (for UCC256601 and 604) or input bulk capacitor (for UCC256602).
	2	—	Missing. HV spacer for creepage between high voltage and low voltage pins

Table 5-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
BLK	3	I	Bulk DC Voltage Sensing and Input for feedforward control. Connect BLK through a resistor divider between positive terminal of bulk capacitor and GNDP to set the LLC converter start and stop voltage thresholds. See Section 7.3.5.1 for more details.
OVP/OTP	4	I	Overvoltage Protection and External Over-Temperature Protection Input. Connect OVP/OTP to GNDP through an NTC resistor and to VCCP through zener diode. See Section 7.3.5.2 for more details.
FB	5	I	Feedback Control Input. Connect FB to the collector pin of an opto-coupler in the isolated feedback network. See Section 7.3.3 for more details.
LL	6	I	Light Load Operation and Burst Mode Threshold Setting Input. Connect LL to the center node of resistor divider between V5P and GNDP. The impedance and voltage at LL pin is used to select the thresholds for high frequency and low frequency burst mode operation. See Section 7.5.3 for more details.
TSET	7	I/O	VCR Synthesizer Time Constants Setting Input and PFC on/off output (UCC256604). Connect TSET to the center node of resistor divider between V5P and GNDP to program the internal resonant integrator (VCR synthesizer) time constants, maximum dead time and minimum switching frequency down to which IPPC is maintained. After programming phase ends during controller power up, TSET pin provides PFC on/off signal in UCC256604 variant.
V5P	8	P	5V Internal Regulator Output. Connect a decoupling capacitor (recommend 1uF to 4.7uF) from V5P to GNDP. Place this capacitor close to the V5P.
ISNS	9	I	Resonant Circuit Current Sense Input. Connect ISNS pin to resonant capacitor through a series differentiator capacitor and a current sense resistor to GNDP. This pin senses the differentiated resonant capacitor voltage. This signal is internally used to : 1. Generate the control signal 2. OCP & cycle-by-cycle current limiting 3. Capacitive region avoidance. See Section 8.2.2.17 for more details.
GNDP	10	P	Ground Reference Pin. Connect GNDP to primary-side bulk capacitor negative terminal.
LO	11	O	Low-Side Switch Gate Driver Output. Connect to low-side switch gate terminal with a minimal gate drive circuit loop area.
VCCP	12	P	IC Supply Voltage Pin. Connect a low-ESR ceramic decoupling capacitor between VCCP and GNDP. For applications including an auxiliary bias winding on the LLC transformer, the VCCP pin is connected through a diode to the bias winding. For applications where HV startup is disabled, VCCP is supplied by an auxiliary bias supply. VCCP pin is internally clamped to 19V.
	13	N/A	Missing pin. High-voltage spacer for creepage between high-voltage and low-voltage pins.
HB	14	P	High-Side Gate Driver Bias Input. Connect a capacitor (minimum of 0.1μF) between HB and HS pins. See Section 8.3.2 for more details.
HO	15	O	High-Side Switch Gate Driver Output. Connect to high-side switch gate terminal with a minimal gate drive circuit loop area.

Table 5-1. Pin Functions (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
HS	16	P	High-Side Gate Driver Return Path and Switching Node Connection Input. Connect to the switching node of the half-bridge structure of the LLC converter. The voltage at this pin used to determine the adaptive dead time. See Section 7.3.4 for more details.

Please refer to section [Section 8.2](#) for more details.

6 Specifications

6.1 Absolute Maximum Ratings

Over operating free-air temperature range (unless otherwise noted), all voltages are with respect to GND, currents are positive into and negative out of the specified terminal.⁽¹⁾

		MIN	MAX	UNIT
Input voltage	HV, HB	-0.3	700	V
	ISNS	-6.5	6.5	V
	BLK, LL, TSET	-0.55	5.5	V
	HB - HS	-0.3	25	V
	VCCP	-0.55	30	V
	OVP/OTP	-0.55	5.5	V
5V	DC	-0.55	5.5	V
HO output voltage	DC	HS – 0.3	HB + 0.3	V
	Transient, less than 100 ns	HS – 2	HB + 0.3	
LO output voltage	DC	-0.3	VCCP + 0.3	V
	Transient, less than 100 ns	-2	VCCP + 0.3	
Floating ground slew rate	dV _{HS} /dt	-200	200	V/ns
HO, LO pulsed current	I _{OUT_PULSED}	-0.6	1.2	A
Junction temperature range	T _J	-40	150	°C
Storage temperature range, T _{stg}	T _{stg}	-65	150	
Lead temperature	Soldering, 10 second		300	
	Reflow		260	

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, HV, HO, HS, HB pins ⁽¹⁾	±1000	V
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all other pins ⁽¹⁾	±2000	
		Charged device model (CDM), per JEDEC specification JESD22-C101, all pins ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
 (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J = T_A < 125^{\circ}\text{C}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

		MIN	NOM	MAX	UNIT
HV, HS	Input voltage			640	V
V _{VCCP}	Supply voltage		15	18.5	V
HB - HS	Driver bootstrap voltage	10	14	17.5	V
C _B	Ceramic bypass capacitor from HB to HS	0.1		5	μF
C _{VCCP}	VCCP pin decoupling capacitor	33		470	μF
I _{VCCP} MAX	Maximum input current of VCCP			100	mA
T _A	Operating ambient temperature	-40		125	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		UCC25661x	UNIT
		D (SOIC)	
		14 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	74.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	30.7	°C/W
R _{θJB}	Junction-to-board thermal resistance	31.8	°C/W
Ψ _{JT}	Junction-to-top characterization parameter	4.4	°C/W
Ψ _{JB}	Junction-to-board characterization parameter	31.4	°C/W

- (1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

6.5 Electrical Characteristics

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$, $V_{CC} = 15\text{ V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTAGE						
$V_{CC\text{Short}}$	Below this threshold, use reduced start up current		0.6	1	1.4	V
$V_{CC\text{ReStartJfet}}$	Below this threshold, re-enable JFET.			10.2		V
$V_{CC\text{ReStart}}$	HV startup is re-enabled when VCC is below this level during startup phase		12.5	13	13.5	V
$V_{CC\text{StartSelf}}$	Startup when VCC is above this level		13.5	14	14.5	V
$V_{CC\text{StartExt}}$	Startup when VCC is above this level		10.5	10.9	11.3	V
$V_{CC\text{StopSwitching}}$	Switching Stopped below this threshold		9	9.5		V
$V_{CC\text{UVLOr}}$	VCC under voltage lockout voltage (rising)		7.25	7.5	7.82	V
$V_{CC\text{UVLOf}}$	VCC under voltage lockout voltage hysteresis		6.5	6.8	7.1	V
$V_{CC\text{Hold}_r}$	Jfet Stop voltage during startup programming phase		7.9	8.2	8.5	V
$V_{CC\text{Hold}_f}$	Jfet Start voltage during startup programming phase		7.65	7.9	8.15	V
$V_{CC\text{Shunt}}$	VCC internal clamp voltage			19		V
$I_{VCC\text{Clamp}}$	VCC internal clamp current			15		mA
V_{CC_OV}	VCC OVP threshold			20.5		V
SUPPLY CURRENT						
$I_{CC\text{Sleep}}$	Current drawn from VCC rail during burst off period			800		μA
$I_{CC\text{Run}}$	Current drawn from VCC Pin while gate is switching. Excluding Gate Current	Dead time = 1 μs maximum dead time		8		mA
$I_{CC\text{LatchFault}}$	Current drawn from VCC pin in latched fault state ⁽¹⁾	Only applicable for UCC256611			1	mA
REGULATED SUPPLY						
V5P	Regulated supply voltage ⁽¹⁾	no load	4.75	5	5.25	V
	Regulated supply voltage	10 mA load	4.75	5	5.25	V
$V5P_{UVLO}$	V5P under voltage lock out voltage ⁽¹⁾			4		V
$I_{V5P\text{StartupCurrLimit}}$	Max current that can be drawn on the pin when $V_{CCP} < V_{CC\text{StartSelf}}$ ⁽¹⁾	$V_{CCP} = 15\text{V}$		6		mA
$I_{V5P\text{CurrLimit}}$	V5P at $I_{V5P} = 15\text{mA}$	$V_{CCP} = 15\text{V}$	10.2			mA
HIGH VOLTAGE STARTUP						
$I_{VCC_Charge_Low}$	Reduced VCCP charge current from HV Pin	$V_{HV} = 20\text{ V}$, $V_{CC} = 0\text{ V}$, For UCC256610, UCC256611, UCC256612, UCC256614	0.23	0.44	0.65	mA
$I_{VCC_Charge_High}$	Full VCCP charge current	$V_{HV} = 20\text{ V}$, $V_{CC} = 4\text{ V}$, For UCC256610, UCC256611, UCC256612, UCC256614	7.5	10	13.8	mA
I_{HVZCD}	Highest AC zero crossing detection test current	UCC256610, UCC256611, UCC256614		0.625		mA
$I_{XCAP\text{Discharge}}$	X-cap discharge current	UCC256610, UCC256611, UCC256614	8.7	11.5	14.3	mA
$V_{\text{zero-crossing}}$	HV pin voltage threshold that zero-crossing is detected	UCC256610, UCC256611, UCC256614	8	9	11	V

6.5 Electrical Characteristics (continued)

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$, $V_{CC} = 15\text{ V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{XCAPZCD}	AC zero crossing detection window length for first four test current stage ⁽¹⁾	UCC256610, UCC256611, UCC256614	10	12	14	ms
$t_{\text{XCAPZCDLast}}$	AC zero crossing detection window length for final test current stage ⁽¹⁾	UCC256610, UCC256611, UCC256614		36		ms
t_{XCAPIdle}	AC zero crossing detection idle period length ⁽¹⁾	UCC256610, UCC256611, UCC256614		700		ms
$t_{\text{XCAPDischarge}}$	Time for X-cap discharge current active ⁽¹⁾	UCC256610, UCC256611, UCC256614	327	360	390	ms
$t_{\text{XCAPJFETON}}$	Time of first X-cap detection after JFETON ⁽¹⁾	UCC256610, UCC256611, UCC256614		12		ms
I_{XCAP_I0}	X-Cap test current I0	UCC256610, UCC256611, UCC256614		125		uA
$I_{\text{XCAP}_I\text{del}1}$	X-Cap test current I1	UCC256610, UCC256611, UCC256614		125		uA
$I_{\text{XCAP}_I\text{del}1}$	X-Cap test current I2	UCC256610, UCC256611, UCC256614		250		uA
$I_{\text{XCAP}_I\text{del}1}$	X-Cap test current I3	UCC256610, UCC256611, UCC256614		375		uA
BULK VOLTAGE SENSE						
$V_{\text{BLKStartHys}}$	BLK voltage comparator hysteresis ⁽¹⁾	For UCC256610, UCC256614	0.04	0.05	0.06	V
$V_{\text{BLKStartHys}}$	BLK voltage comparator hysteresis ⁽¹⁾	For UCC256611, UCC256612, UCC256613	0.09	0.1	0.11	V
V_{BLKStop}	BLK voltage that forces LLC operation to stop		0.98	1	1.02	V
I_{BLKHys}	BLK hysteresis current (Bulk Brown Out Isink)	For UCC256610, UCC256614		1		μA
I_{BLKHys}	BLK hysteresis current (Bulk Brown Out Isink)	For UCC256611, UCC256612, UCC256613		5		μA
FEEDBACK PIN						
$R_{\text{FBInternal}}$	Internal pull down resistor value	For UCC256610, UCC256611, UCC256614	85	100	115	kΩ
$R_{\text{FBInternal}}$	Internal pull down resistor value	For UCC256612, UCC256613	42.5	50	57.5	kΩ
I_{FB}	FB internal current source	For UCC256610, UCC256611, UCC256614	68	80	92	μA
I_{FB}	FB internal current source	For UCC256612, UCC256613	136	160	184	μA
V_{FB}	FB pin voltage when FB pin sink current is at ($I_{\text{FB}} - 50\text{ μA}$)	$I_{\text{opto}} = 0.37 * I_{\text{FB}}$	3.3	3.5	3.7	V
ΔV_{FB}	FB pin voltage variation when FB pin sink current ranges from ($I_{\text{opto}} = 0.37 * I_{\text{FB}}$ to $I_{\text{opto}} = 0.94 * I_{\text{FB}}$)				0.6	V
ΔV_{clamp}	FB pin voltage variation when FB pin sink current ranges from ($I_{\text{opto}} = 0.94 * I_{\text{FB}}$) to ($I_{\text{opto}} = 1.06 * I_{\text{FB}}$)	($I_{\text{opto}} = 0.94 * I_{\text{FB}}$) to ($I_{\text{opto}} = 1.06 * I_{\text{FB}}$)	0.3			V
I_{FBclamp}	Maximum FB internal current source when FB is clamped	For UCC256610, UCC256611	75	87.5	100	μA
I_{FBclamp}	Maximum FB internal current source when FB is clamped	For UCC256612, UCC256613, UCC256614	150	175	200	μA

6.5 Electrical Characteristics (continued)

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$, $V_{CC} = 15\text{ V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$\Delta V_{FB\text{clamp}}$	FB pin voltage variation when FB pin sink current ranges from ($I_{lopto} = 1.06I_{FB}$) to ($I_{lopto} = I_{FB} + 0.94 \cdot I_{FB\text{clamp}}$)	($I_{lopto} = 1.06I_{FB}$) to ($I_{lopto} = I_{FB} + 0.94 \cdot I_{FB\text{clamp}}$)			0.5	V
f_{-3dB}	Feedback chain -3 dB cut off frequency ⁽²⁾	VFBReplica from 4.5V to 0.5V	1			MHz
V_{FBOLP}	OLP protection ⁽¹⁾			4.75		V
$TOLP_{\text{Fault}}$	OLP protection time ⁽¹⁾			100		ms
RESONANT CURRENT SENSE						
V_{ISNS_OCP}	OCP threshold during steady state	For TSET option >2.5V ⁽¹⁾	3.9	4	4.1	V
V_{ISNS_OCP}	OCP threshold during steady state	For TSET option <2.5V	3.4	3.5	3.6	V
$V_{ISNS_OCP_SS}$	OCP threshold during soft start		2.9	3	3.1	V
n_{OCP}	Number of OCP cycles before OCP fault is tripped ⁽¹⁾			7		
n_{OCP_SS}	Number of OCP cycles before OCP fault is tripped at startup ⁽²⁾			50		
$V_{\text{polarityHyst}}$	ISNS Polarity comparator hysteresis			40		mV
V_{ISNS_ZCS}	ZCS comparator +Ve threshold after Soft Start	For UCC256610, UCC256611, UCC256612, UCC256613, UCC256614		150		mV
V_{ISNS_ZCSn}	ZCS comparator -Ve threshold, after Soft Start	For UCC256610, UCC256611, UCC256612, UCC256613, UCC256614		-150		mV
$V_{ISNS_MINCUR_R_SS}$	+Ve ISNS threshold during Soft Start			50		mV
$V_{ISNS_MINCUR_R_SSn}$	-Ve ISNS threshold during Soft Start			-50		mV
t_{leb}	Leading edge blanking for ZCS & OCP comparators ⁽¹⁾			250		nS
$TZCS_{\text{Fault}}$	Fault detected when ZCS event persists for the idicated time ⁽²⁾	ZCS Event persists		10		mS
GATE DRIVER						
V_{LOL}	LO output low voltage	$I_{\text{sink}} = 20\text{ mA}$			0.12	V
$V_{RVCC} - V_{\text{LOH}}$	LO output high voltage	$I_{\text{source}} = 20\text{ mA}$			0.3	V
$V_{\text{HOL}} - V_{\text{HS}}$	HO output low voltage	$I_{\text{sink}} = 20\text{ mA}$			0.12	V
$V_{\text{HB}} - V_{\text{HOH}}$	HO output high voltage	$I_{\text{source}} = 20\text{ mA}$			0.35	V
$V_{\text{HB-}} - V_{\text{HSUVLOFall}}$	High side gate driver UVLO falling threshold		6.4	7.25	8	V
$V_{\text{HB-}} - V_{\text{HSUVLOHys}}$	High side gate driver UVLO threshold hysteresis		0.78	0.9	1.05	V
$I_{\text{source_pk_HO}}$	HO peak source current ⁽²⁾	At VCCP=12V		-0.6		A
$I_{\text{source_pk_LO}}$	LO peak source current ⁽²⁾	At VCCP=12V		-0.6		A
$I_{\text{sink_pk_HO}}$	HO peak sink current ⁽²⁾	At VCCP=12V		1.2		A
$I_{\text{sink_pk_LO}}$	LO peak sink current ⁽²⁾	At VCCP=12V		1.2		A
BOOTSTRAP						
$I_{\text{BOOT_QUIESC}} - I_{\text{ENT}}$	(HB - HS) quiescent current	HB - HS = 12 V		60	70	μA
$I_{\text{BOOT_LEAK}}$	HB to GND leakage current	$V_{\text{HB}} = 600\text{ V}$		0.045	20	μA

6.5 Electrical Characteristics (continued)

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J < 125^{\circ}\text{C}$, $V_{CC} = 15\text{ V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{ChargeBoot}}$	Length of charge boot state ⁽¹⁾		230	265	300	μs
SOFT START						
SSRamp	Soft Start Ramp time ⁽¹⁾			25		ms
OVP/OTP						
Vclamp_otp1	Clamp Voltage at 0mA ⁽¹⁾	At 0mA current flowing through the clamp	1.35	1.5	1.65	V
Vclamp_otp2	Clamp Voltage at 1mA ⁽¹⁾	At 1mA current flowing through the clamp	2.9	3.5	4.1	V
I_{OTP}	Current source on the BW/OTP pin			100		μA
V_{OVPpos}	Output voltage OVP - Threshold rising			3.5		V
$V_{\text{OTP}_{\text{Neg}}}$	OTP - Threshold falling			0.8		V
$\text{OTP}_{\text{CompHys}}$	OTP comparator hysteresis		60	90	130	mV
$\text{OVP}_{\text{CompHys}}$	OVP comparator hysteresis		60	100	145	mV
$\text{OTP}_{\text{Blanking startup}}$	OTP blanking time at startup			50		ms
$\text{TOTP}_{\text{Fault}}$	OTP Fault detection time			330		μs
$\text{TOVP}_{\text{Fault}}$	OVP Fault detection time ⁽²⁾			40		μs
TSET						
I_{TSETPrgm}	TSET pin sourcing current for programming			10		μA
LL						
I_{LLPrgm}	LL pin sourcing current for Burst mode transition threshold programming ⁽²⁾			10		μA
t_{LLPrgm}	Burst mode transition threshold programming time ⁽²⁾			2		ms
ADAPTIVE DEADTIME						
dV_{HS}/dt	Detectable slew rate (falling slope) ⁽²⁾		0.1		200	V/ns
FAULT RECOVERY						
$t_{\text{PauseTimeOut}}$	Paused timer ⁽¹⁾			1		s
THERMAL SHUTDOWN						
$T_{\text{J_r}}$	Thermal shutdown temperature ⁽¹⁾	Temperature rising	125	150		$^{\circ}\text{C}$
$T_{\text{J_H}}$	Thermal shutdown hysteresis ⁽¹⁾			20		$^{\circ}\text{C}$

(1) Not tested in production. Ensured by characterization

(2) Not tested in production. Ensured by design

6.6 Switching Characteristics

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J = T_A < 125^{\circ}\text{C}$, $V_{CC} = 15\text{ V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{\text{r(LO)}}$	Rise time	10% to 90%, 1 nF load		30	60	ns
$t_{\text{f(LO)}}$	Fall time	10% to 90%, 1 nF load		20	30	ns
$t_{\text{r(HO)}}$	Rise time	10% to 90%, 1 nF load		30	60	ns
$t_{\text{f(HO)}}$	Fall time	10% to 90%, 1 nF load		15	50	ns
$t_{\text{DT(min)}}$	Minimum dead time ⁽¹⁾			50		ns

6.6 Switching Characteristics (continued)

All voltages are with respect to GND, $-40^{\circ}\text{C} < T_J = T_A < 125^{\circ}\text{C}$, $V_{CC} = 15\text{V}$, currents are positive into and negative out of the specified terminal, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{DT(max)}$	Maximum dead time (dead time fault) (1)	ZCS event is not detected		1		μs
$t_{DT(max_ZCS)}$	Maximum dead time (dead time fault) (1)	ZCS event is detected		1.1		μs
$t_{ON(min)}$	Minimum gate on time			250		ns
$t_{ON(max)}$	Maximum gate on time			10		μs
$t_{Ipol(ZCS)}$	Blanking time after which the IPOL signal can be used to terminate DT	ZCS event is detected		500		ns

(1) Not tested in production. Ensured by design

6.7 Typical Characteristics




Figure 6-1. $I_{VCC_Charge_High}$ vs Temperature




Figure 6-2. $I_{VCC_Charge_Low}$ vs Temperature




Figure 6-3. I_{HVLeak} vs Temperature




Figure 6-4. $I_{BOOT_QUIESCENT}$ vs Temperature




Figure 6-5. I_{BOOT_LEAK} vs Temperature










Figure 6-6. $t_{ChargeBoot}$ vs Temperature

6.7 Typical Characteristics (continued)

Figure 6-7. $R_{FInternal}$ vs TemperatureFigure 6-8. $V5P$ (no load) vs TemperatureFigure 6-9. $V5P$ (10mA Load) vs TemperatureFigure 6-10. $I_{CCSleep}$ vs TemperatureFigure 6-11. I_{CCRun} vs TemperatureFigure 6-12. $I_{XCAPDischarge}$ vs Temperature

6.7 Typical Characteristics (continued)




Figure 6-13. I_{HVZCD} vs Temperature




Figure 6-14. V_{HB-HSUVLORise} vs Temperature




Figure 6-15. V_{HB-HSUVLOHys} vs Temperature




Figure 6-16. (V_{RVCC} - V_{LOH}) vs Temperature




Figure 6-17. V_{LOL} vs Temperature










Figure 6-18. (V_{HOL} - V_{HS}) vs Temperature

6.7 Typical Characteristics (continued)

Figure 6-19. ($V_{HB} - V_{HOH}$) vs TemperatureFigure 6-20. $V_{CC_StartSelf}$ vs TemperatureFigure 6-21. $V_{CC_StartEXT}$ vs TemperatureFigure 6-22. $V_{CC_StartExt}$ vs TemperatureFigure 6-23. $V_{CC_StopSwitching}$ vs TemperatureFigure 6-24. I_{LLPrm} vs Temperature

7 Detailed Description

7.1 Overview

The UCC25661x family is a fully featured LLC resonant controller for isolated power supplies. It incorporates high level of integration and several design features to accommodate wide input/output voltage operation, high power density and increased reliability of the LLC power stage.

The device's novel control scheme Input Power Proportional Control (IPPC) offers excellent transient performance inherent in the current mode controls, while enabling a linear relationship between input power and control signal across wide input and output voltage variation. The IPPC control enables consistent light load, burst mode performance operation across a wide input/output voltage variation.

Some of the new features in UCC25661x family are specified below:

- IPPC Control enables better burst mode and dynamic response under wide input/output voltage operation.
- New operation modes to increase light load efficiency while reducing audible noise.
 - High-frequency (HF) pulse skip for improved light load efficiency.
 - Low-frequency (LF) burst mode for reduced stand by power consumption.
 - Programmable light load / burst mode thresholds.
 - Adaptive burst mode threshold adjustment to accommodate input voltage change.
- Up to 750kHz full-load switching frequency enables high power density designs.
- Combined resonant current sensing with internal control voltage generation, improves control robustness.
- Input voltage feed forward.
- Extended gain range (EGR). Benefits of EGR include:
 - Enable better support for wider input / output voltage range applications in addition to IPPC
 - Increases the availability of power from wide input voltage range, viz., PFC is disabled
 - Helps to improve system efficiency at light loads by allowing PFC to be disabled while serving the load
- Integrated protections include:
 - Fast 50ns cycle-by-cycle current limiting.
 - OCP fault to protect under short circuit conditions.
 - Over Power Protection (OPP) to limit peak input power.
 - ZCS (Zero Current Switching) avoidance scheme to eliminate capacitive region operation.
 - Adaptive soft start for reduced inrush current and eliminating reverse recovery at startup.
 - External OVP/OTP protection.
 - Input & bias supply (VCCP) UVLO.
 - Input voltage feed forward.





Figure 7-1. Simplified Application Schematic

7.2 Functional Block Diagram



The comparator thresholds V_{TH} and V_{TL} can be calculated using the equations below.

$$V_{TH} = (V_{CM} + k \cdot FBReplica \cdot T_{sw} / 2) \quad (1)$$

$$V_{TL} = (V_{CM} - k \cdot FBReplica \cdot T_{sw} / 2) \quad (2)$$

$$V_{TH} - V_{TL} = \Delta V_{CR} = k \cdot FBReplica \cdot T_{sw} \quad (3)$$

7.3.1.1 Voltage Feedforward

By implementing input voltage feed forward, the control signal is proportional to the input power P_{inavg} .

Rewriting the Equation 4 with input voltage feedforward applied.

$$FBReplica = \frac{2}{C_r} \cdot K_1 \cdot P_{inavg} + K_2 \cdot I_{RAMP} \quad (4)$$

Where K_1 and K_2 are internal synthesizer gains.

The input voltage to the LLC power stage is periodically sensed on the BLK pin. A periodic average of this voltage is then used to adjust the feed forward gain to make the control signal proportional to input power. More details on this can be found in VCR Synthesizer.

7.3.2 VCR Synthesizer

The UCC25661x family implements a VCR Synthesizer which integrates the resonant tank current to form an internal representation of the resonant capacitor voltage. By implementing the VCR synthesizer internally, the UCC25661x family provides for an ability to support very high frequency startup with controlled inrush currents and feed forward gain stage. The internal VCR synthesizer also makes the controller less susceptible to external noise picked up on the ISNS pin, making the controller more robust.




Figure 7-3. VCR Synthesizer Block Diagram

The first stage of the VCR synthesizer consists of a programmable gain stage, used to implement the input voltage feed forward function. The second stage consist of a programmable integrator with ramp compensation.

The UCC256610, UCC256614 have extended gain range (EGR) enabled. EGR feature helps to reduce the FBReplica variation when input voltage of the LLC changed over a wide range (3:1). This is achieved by reducing the gain of the programmable gain stage of the VCR synthesizer by factory programming the switches S_{GAIN1} and S_{GAIN2} on.

To accommodate a wide frequency range of LLC power stages, the time constant of the integrator is externally configurable at startup to meet the needs of the design using the TSET pin.

During startup, TSET programming is done by an external resistor divider connected between V5P and GNDP. Connect the center node of the external divider to TSET pin. During the programming phase, a constant current $I_{TSETPrgm}$ is fed to the TSET pin and the resulting voltage is measured via ADC (V_{TSETA}). After $I_{TSETPrgm}$ is turned off and the voltage of the TSET resistor divider is measured (V_{TSETB}).




Figure 7-4. TSET pin Programming

7.3.2.1 TSET Programming

V_{TSETB} voltage configures the minimum frequency for IPPC operation and the dead time. And, $(V_{TSETA} - V_{TSETB})$ configures the Integrator time constants that would help to set the FBReplica magnitude for a given power output. This would help setting OLP and OCP independently.

In the table value TSET voltage values indicated are nominal values. Maximum and minimum range that can be used for each TSET setting is within $\pm 48\text{mV}$ from nominal value.

Table 7-1. TSET Programming Options Table All Variants

TSET Option No.	TSET Voltage (V) for 3.5V OCP	Minimum Frequency for IPPC Operation (kHz)	Integrator Time Constant (ns)	Maximum Dead-Time (μs)
17	2.295	698.6	68	0.5
16	2.168	591.6	80	0.5
15	2.041	501	93	0.5
14	1.914	424.3	112	0.5
13	1.787	359.3	132	1
12	1.66	304.3	156	1
11	1.533	256.7	184	1
10	1.416	218.2	214	1
9	1.299	184.8	257	1
8	1.182	156.5	304	1
7	1.074	132.5	359	1
6	0.967	112.2	424	1
5	0.850	95	490	1
4	0.742	80.5	588	1
3	0.644	68.1	694	1
2	0.547	57.7	820	1
1	0.450	48.9	968	1

Table 7-1. TSET Programming Options Table All Variants (continued)

TSET Option No.	TSET Voltage (V) for 3.5V OCP	Minimum Frequency for IPPC Operation (kHz)	Integrator Time Constant (ns)	Maximum Dead-Time (μs)
X1	<0.392	—	X	—

1. Not recommended to use.

7.3.3 Feedback Chain (Control Input)

Control of the output voltage is provided by a voltage regulator circuit located on the secondary side of the isolation barrier. The demand signal from the secondary-side regulator circuit is transferred across the isolation barrier using an optocoupler.

A constant current source I_{FB} is generated from VCCP voltage and connected to FB pin. A resistor RFB is also connected to this current source with a PMOS in series. During normal operation, the PMOS is always on, so that the FB pin voltage is equal to the Zener diode reference voltage plus the voltage drop on the PMOS source to gate.




Figure 7-5. Feedback Chain Block Diagram

$$I_{RFBInternal} = I_{FB} - I_{OPTO} \quad (5)$$

The control signal *FBReplica* is depicted using the equation below.

$$FBReplica = I_{RFBInternal} \cdot R_{FBInternal} \quad (6)$$

From this equation, when I_{OPTO} increases, $I_{RFBInternal}$ decreases, decreasing the *FBReplica*. In this way, the control signal is inverted. When I_{OPTO} continues to increase and reaches the value of I_{FB} , the FB pin voltage starts to drop because there is not enough current flow through the PMOS. FB pin pulled low impacts the system transient response, due to the extra delay introduced by charging the parasitic capacitor of the optocoupler to pull up the FB pin voltage. A FB pin voltage clamp circuit is used to prevent this scenario. When FB pin voltage drops below the FB pin clamp voltage threshold, an extra current source is turned on to clamp the FB voltage. The clamp strength is $I_{FBCLAMP}$. The FB pin clamp circuit improves the system transient performance from light load to heavy load. The FB pin clamp operation is shown in the figure below.




Figure 7-6. FB Pin Voltage vs FB Pin Current

7.3.4 Adaptive Dead-Time

The UCC25661x family implements a high-speed low latency slew-rate detection block to optimize the dead time between high-side and low-side pulses. The adaptive dead-time block adjusts the dead time to prevent shoot through or excessive body diode conduction.

At the core of the adaptive dead time block is the slew rate detector block, capable of detecting slew rates upto 200V/ns, making UCC25661x family an excellent choice for use in high frequency resonant converters.

In burst mode, during a ZCS prevention operation or in power stages where the slew rate can be very slow, the resonant tank current polarity signal (Ipolarity comparator output) is used to augment the slew rate detector.

Taking advantage of the natural symmetric operation of LLC, only the dead time between high-side switch turn off and low-side switch turn on is determined by the slew rate detector. This dead time is copied and then applied to the dead time between low-side MOSFET turn off and high-side MOSFET turn on. There are a few exceptions where the dead time is not copied. The conditions are listed below.

- Missing Slew rate detector signal in the previous High to Low transition.
- ZCS detection in the previous cycle.

Under the above-mentioned conditions, the Ipolarity comparator based on the ISNS signal is used to adjust the dead time during low to high transitions.

7.3.5 Input Voltage Sensing

The input voltage sensing through BLK pin is used to implement multiple functions listed below:

- Input voltage Brown-in & Brown-output
- Input feedforward (explained in Input Power Proportional Control)
- Input voltage OVP.

7.3.5.1 Brown in and Brown out Thresholds and Options

UCC25661x family provides programmable brown-in and brown-out threshold. When the voltage on the BLK pin falls below $V_{BLKStop}$, the controller enters brown out state and stops switching. In the brown-out state, an additional current sink is turned on to draw I_{BLKHys} from the BLK pin. By changing the equivalent resistance connected to the pin externally, the actual brown-in voltage can be programmed.




Figure 7-7. BLK Pin Input Voltage Sensing Architecture

When brown-out is detected, the controller stops switching. If BLK voltage rises above the brown-in voltage, the controller immediately begins soft start and does not wait for fault idle time.

In the variants that have the BLK OVP option enabled, if the BLK pin voltage rises above the OVP threshold, the controller stops switching and move to the fault state. After the fault idle time, the controller checks if the OVP condition is cleared. If the OVP condition is removed, the controller begins recovery and soft start. If the OVP condition is not cleared, the controller stays off and waits until the OVP condition is cleared.

7.3.5.2 Output OVP and External OTP

UCC25661x family uses a multi-function pin (OVP/OTP) that monitors for output overvoltage and external over-temperature conditions. Output voltage is monitored through reflected voltage on bias winding and supply voltage VCCP.

A Zener diode is connected between VCCP and the OVP/OTP pin. Under normal operating conditions, the Zener does not conduct and the OVP/OTP pin voltage is the result of the NTC resistance and I_{OTP} source current. If VCCP rises high enough to exceed the Zener breakdown voltage, the voltage on the OVP/OTP pin is pulled high because of the Zener current. If the voltage on OVP/OTP exceeds the $VOVP_{pos}$ threshold for 40us the controller detects a fault and stops switching.




Figure 7-8. OVP/OTP Protection Architecture

A NTC is connected from OVP/OTP to GNDP. An internal current source, I_{OTP} , flows out of the OVP/OTP pin and into the NTC resistor. Based on the temperature of the NTC, the resulting voltage on the pin is compared to $VOTP_{Neg}$ to determine if an external over-temperature fault occurs. Upon detection of external over-temperature protection, UCC25661x family moves to the fault state. After the 1-s wait period, UCC25661x family checks the OVP/OTP pin voltage. If the OVP/OTP pin voltage is higher than $VOVP_{Pos}$, the UCC25661x family attempts to restart, else it continues to wait in fault idle state. During burst mode, the over-temperature protection is disabled to minimize quiescent current. When transitioning from burst mode to normal switching, the OTP function is re-enabled.

7.3.6 Resonant Tank Current Sensing

The ISNS pin senses the resonant tank current through a differentiator. Besides serving as over current protection pin, the ISNS pin is also an essential part of the control functions.

The ISNS pin has the following functions.

1. Input to the integrator that develops the control voltage, used for IPPC control.
2. OCP (Cycle-by-Cycle) protection.
3. Resonant current polarity detection.
4. ZCS prevention and dead-time management.
5. Reverse recovery avoidance at startup.

7.4 Protections

7.4.1 Zero Current Switching (ZCS) Protection

ZCS protection is a necessary function for LLC converters to avoid crossing over into the capacitive region of operation. In the capacitive region, the MOSFETs experience severe reverse recovery which can lead to damage to the LLC power stage. In addition, the gain vs frequency relationship inverts in the capacitive region and can cause the converter to completely lose regulation of the power stage.

The goal of the ZCS protection is to make sure that the MOSFET can be turned off before the current inverts thereby eliminating possibility of a hard reverse recovery of the MOSFET's body diode. This can increase the reliability of the power stage. The minimum turn off current is set at a threshold which can increase the chances of achieving ZVS or close to ZVS switching for switches under this condition.

Couple with dead time engine which looks at both the slew done signal and the IPOL signal, we can make sure that opposite MOSFET turns-on at the valley point of the V_{ds} voltage, providing lower turn-on losses.




Figure 7-9. ZCS Protection

When operation nears the inductive/capacitive boundary, the resonant current decreases before the gate is turned off. If the ISNS waveform is less than the V_{ISNS_ZCS} threshold, the gate pulse HO is terminated early instead of waiting for the VCR waveform to cross the V_{TH} boundary. This early gate termination scheme is capable of leaving enough resonant current at the gate turn-off edge to drive the ZVS transition during the dead-time. Similar explanation holds good for the LO gate pulse.




Figure 7-10. ZCS Prevention Scheme when the High-Side MOSFET is On

The shape of the resonant current well below the resonant frequency poses some challenge for detecting the correct falling edge of the resonant current waveform. The UCC25661x implements additional logic to make sure that the correct falling edge of the ISNS signal is detected to avoid false tripping.

To improve robustness against noise, the ISNS ZCS comparators are blanked at the rising edge of HO or LO gate. The same blanking time t_{deb} is used for both the VCR comparators and the ISNS ZCS comparators.

When a ZCS event is detected, the internal soft start ramp voltage is slowly reduced. When the internal soft start ramps down, the switching frequency is also forced to increase, forcing the converter out of capacitive region.

In the event of a persistent ZCS condition for a period of $TZCS_{Fault}$ (factory configurable), the UCC25661x controller ceases switching and move to the fault state.

7.4.2 Minimum Current Turn-off During Soft Start

During startup, for the first few switching cycles the MOSFET's on the primary side can experience body diode reverse recovery and hard switching. This is mainly due to the fact that at startup the resonant capacitor can have DC bias voltage which is off from the steady state operating voltage of $V_{in}/2$. This leads to a asymmetry in the resonant tank current at startup. In the first few cycles, this asymmetry can be high enough that the current at the point of switch turn-off is in the wrong polarity.

For example, please refer to the figure below.




Figure 7-11. Ton Extension Scheme




Figure 7-12. ZCS Prevention During Startup

7.4.3 Cycle by Cycle Current Limit and Short Circuit Protection

The OCP and cycle-by-cycle current limiting feature in UCC25660 provides a fast (<50ns) response to short circuit.

The cycle-by-cycle protection helps to limit the peak stress in the power stage. When the ISNS voltage becomes greater than V_{ISNS_OCP} , the present HO gate pulse is terminated. Correspondingly, during the second half cycle, the present LO pulse is terminated when the corresponding overcurrent limit is detected. If OCP is detected in n_{OCP} (7) consecutive switching cycles during, the device moves to the fault state. During startup, if OCP condition is detected in n_{OCP_SS} (50) consecutive switching cycles, the devices moves to fault state. The n_{OCP} and n_{OCP_SS} are factory configurable parameters.

7.4.4 Overload (OLP) Protection

Using IPPC with feed forward enables us to get a close correlation between P_{out} Vs internal control signal FBReplica.

When the FBReplica goes above the V_{FBOLP} (i.e., I_{opto} reduced to 0μA), the system starts to limit the input power and the OLP timer count increases. If the FBReplica stays above V_{FBOLP} for $>(T_{OLP})$, the OLP fault is detected and the system goes into fault restart sequence.

7.4.5 VCC OVP Protection

An internal current limited clamp on the VCCP pin protects the VCCP pin and clamps the gate drive output voltage when the voltage applied to the VCCP pin exceeds the recommended max voltage. The clamp has maximum sink current $I_{VCCClamp}$. If the current going through the VCC_{Shunt} exceeds $I_{VCCClamp}$, this will result in the further increase in the VCCP pin voltage above VCC_OV . If this occurs UCC25661x will move to fault condition and retry after the 1s fault idle time.




Figure 7-13. VCC Clamp

7.5 Device Functional Modes

7.5.1 Startup

7.5.1.1 With HV Startup

First time startup sequence

1. When AC is plugged in, voltage is applied on HV pin. If VCCP voltage is below VCC_{Short} , VCCP pin is charged with $I_{VCC_Charge_Low}$. If VCCP voltage is higher than VCC_{Short} , VCCP pin is charged with $I_{VCC_Charge_High}$.
2. When VCCP voltage is higher than VCC_{UVLOr} , an internal LDO regulates the V5P voltage until the device initialization is complete.
3. V5P is established. LL pin & TSET pin are used for burst mode and internal VCR Synthesizer programming.
4. If the HV startup option is enabled, the TSET pin outputs high (means PFC OFF) to prevent PFC from turning on before VCCP is full established.
5. When VCCP is higher than $VCC_{StartSelf}$, HV charge current stops. LLC startup process begins. TSET voltage is kept lower than 1V, allowing PFC to startup.
6. If during stages 3 and 4, VCCP voltage drops below $VCC_{ReStartJfet}$, HV charge current enables again and VCCP gets charged with $I_{VCC_Charge_High}$.
7. Once LLC finishes startup, HV charge current is disabled until VCCP drops below $VCC_{ReStartJfet}$.
8. During normal operation if the VCCP voltage falls below $VCC_{StopSwitching}$, a fault occurs and UCC25661x family shuts down. Normal restart sequence is then followed.

Restart sequence

1. After a fault is detected, UCC25661x family shuts down. For fault retry mode, after 1s idle time, UCC25661x family retries (TSET outputs high when VCCP is still higher than VCC_{UVLOr}).
2. If VCCP voltage is below VCC_{Short} , VCCP pin is charged with $I_{VCC_Charge_Low}$. If VCCP voltage is higher than VCC_{Short} , VCCP pin is charged with $I_{VCC_Charge_High}$. If VCCP pin voltage is higher than $VCC_{StartSelf}$, HV startup is not enabled (Phase I is skipped). V5P is established and LL pin is released for burst mode programming.




Figure 7-14. Startup Sequence for “HV Startup” Feature Enabled

7.5.1.2 Without HV Startup

When HV startup is disabled, PFC on/off signal is disabled as well. Therefore, the PFC on/off sequence during startup is disabled when HV startup is disabled. The startup sequence is as follows:

1. When VCCP voltage is higher than VCC_{UVLor} , 5VP is established
2. LL pin and TSET pin are used for burst mode and internal VCR integrator programming.
3. When VCC drops below VCC_{UVLor} , 5VP turns off and system shuts down.




Figure 7-15. Startup Sequence for "HV Startup" Feature Disabled

7.5.2 Soft Start Ramp

The Soft Start ramp is internally generated in the UCC25661x family. A fixed maximum soft start time of 25ms is internally generated to help reduce inrush current at startup while allowing a fast output voltage ramp up.

7.5.2.1 Startup Transition to Regulation

In UCC25661x family, a new soft start is implemented to control the inrush current at startup. The new scheme helps avoiding any premature soft start termination and ensures smooth transition between soft start and closed loop regulation.

At startup, internal soft start voltage (*SSRamp*) ramps up using a defined slope and the *FBReplica* is high as the output voltage is below the regulation voltage. A pick lower block looks at these two signals and uses the one that is lower of the two to control the turn-off of the power stage switches.

The soft start is exited only after the *SSRamp* is above a minimum threshold, avoiding any premature soft start exit. A figure showing this behavior is shown below.




Figure 7-16. Soft Start Operation

7.5.3 Light Load Management

7.5.3.1 Operating Modes (Burst Pattern)

UCC25661x family burst mode algorithm minimizes audible noise, while improving light load efficiency. This is accomplished by maintaining the burst packet frequency to either be above the audible range ($>25\text{kHz}$) or to maintain the burst packet frequency to be at the very low end of the audible region ($<400\text{Hz}$). UCC25661x family employs two burst mode patterns; high-frequency (HF) pulse skip and low-frequency (LF) burst.

HF burst packet includes a fixed number of LO and HO pulses. The purpose of HF burst is to maintain the burst frequency higher than the audible frequency range. In the below image, the low-side gate is enabled on the 2nd valley of the switch node to begin delivery of the next HF burst packet.




Figure 7-17. High Frequency Pulse Skip Packet

LF burst includes a number of HF burst packets and a LF burst off period.




Figure 7-18. Low Frequency Burst Packet

The number of HF burst packet is calculated to maintain the LF burst frequency within a frequency range. A set of target frequency range is internally provided, the default option is to regulate the LF burst around 200Hz.




Figure 7-19. Packet Size Regulation Inside LF Burst

7.5.3.2 Mode Transition Management

Using the LL pin, the user can configure the power level at which the UCC25661x family enters the HF pulse skip and LF Burst mode. The two thresholds that can be set are the *HFBurstEntry* and *LFBurstEntry*. More details on how this configuration is done is shown in [Section 7.5.3.3](#).

Figure 7-20 describes the entry and exit behavior of UCC25661X in burst mode.

- The *HFBurstEntry*, corresponds to the *FBReplica* voltage at desired power level where the system enters HF Pulse skip.
- The *LFBurstEntry* corresponds to a modified *FBReplica* voltage at which the system enters LF Burst.
- When *FBReplica* is higher than *HFBurstEntry*, UCC25661x family operates in normal switching.
- When *FBReplica* is less than *HFBurstEntry* but greater than *LFBurstEntry*, UCC25661x family operates in HF pulse skip mode. In the HF pulse skip mode, the energy in each packet is still controlled by the control signal *FBReplica*.
- When *FBReplica* is less than *LFBurstEntry*, UCC25661X operates in LF burst mode. In the LF Burst mode, the energy in each packet is fixed at *LFBurstEntry* threshold.
- While operating in LF Burst mode, a new LF Burst segment is started when the *FBReplica* rises above the *LFBurstEntry* threshold. The segment is terminated when the desired number of packets are delivered and the *FBReplica* is below the *PacketStop* threshold.
- The desired number of packets in a LF Burst segment is computed to regulate the LF Burst operating frequency within 200Hz to 400Hz.
- In case of a sudden load drop, the LF Burst segment is immediately terminated to avoid output over voltage condition.
- Once in LFBurst, the *LFBurstExit* and *HFBurstExit* thresholds are continually calculated. The [Equation 7](#) and [Equation 8](#) describes this.
- As the *FBReplica* increases above the *LFBurstExit*, the UCC25661x goes back to working in HF Burst Mode.
- When the *FBReplica* rises above the *HFBurstExit*, the UCC25661x exits HFBurst and goes back to normal switching.
- Every time the controller exits the HFBurst, a blanking time of 2ms is added to makes sure the controller doesn't go back to Burst mode. During this blanking period, if the *FBReplica* falls below the *PacketStop* threshold, the controller will enter LFBurst again.

$$LFBurstExit = LFBurstEntry \times \frac{(LF \text{ Burst On Time} + LF \text{ Burst Off Time})}{(LF \text{ Burst On Time})} \quad (7)$$

$$HFBurstExit = HFBurstEntry \times \frac{(HF \text{ Burst On Time} + HF \text{ Burst Off Time})}{(HF \text{ Burst On Time})} \quad (8)$$




Figure 7-20. Burst Mode Determination from *FBReplica* Comparators

7.5.3.3 Burst Mode Thresholds Programming

Burst mode threshold programming is done by an external resistor divider connected between V5P and GNDP. Connect the center node of the external divider to LL pin. During the programming phase, a constant current I_{LLPrgm} is fed to the LL pin and the resulting voltage is measured via ADC (V_{LLA}) at time T_{LLPrgm} . After T_{Prgm} , I_{LLPrgm} is turned off and the voltage of the LL resistor divider is measured (V_{LLB}).




Figure 7-21. LL pin Programming

The voltage on the LL pin after switch S1 is off (V_{LLB}) is directly used to set the input power at which the system stops the LF Burst segment ($PacketStop = V_{LLB}$).

Based on the measured V_{LLB} voltage and the difference in voltage between V_{LLA} and V_{LLB} , the *FBReplica* voltage at which the controller enters HF Burst can be determined.

The equation to calculate $V_{LLA} - V_{LLB}$ is given below.

$$V_{LLA} - V_{LLB} = (R_u || R_i) \times I_{LLprgm} \quad (9)$$

$$HFBurstEntry = PacketStop/a \quad (10)$$

where the constant 'a' is user programmable as provided in the below table.

$$R_u || R_i = R_{th}$$

The *FBReplica* at which the controllers starts the LF Burst segment is given below.

$$LFBurstEntry = PacketStop/0.6 \quad (11)$$

HFBurstexit and *LFBurstexit* thresholds have hysteresis from *HFBurstentry* and *LFBurstentry* respectively. The two hystereses are not user defined parameters. These two hystereses are dynamically estimated internally based on the operating point of the converter.

Burst mode feature can be disabled by appropriately programming the ($V_{LLA} - V_{LLB}$).

Table 7-2. Burst Mode Externally programmable Settings

(VLLA - VLLB) (V)	a = (PacketStop ÷ HFBurstEntry) ratio	Comment
>2.41	NA	Burst disable
2.185	0.45	LF frequency range 200Hz to 400Hz
1.754	0.50	LF frequency range 200Hz to 400Hz
1.391	0.55	LF frequency range 200Hz to 400Hz
1.087	0.60	LF frequency range 200Hz to 400Hz
0.833	0.65	LF frequency range 200Hz to 400Hz

Table 7-2. Burst Mode Externally programable Settings (continued)

(VLLA- VLLB) (V)	a = (PacketStop ÷ HFBurstEntry) ratio	Comment
0.617	0.70	LF frequency range 200Hz to 400Hz
0.441	0.75	LF frequency range 200Hz to 400Hz
0.176	0.80	LF frequency range 200Hz to 400Hz

The ability to directly set the input power at which the system goes into various low power modes, dynamically disabling the burst mode enables an extra degree of freedom in the system design.

7.5.3.4 TSET Pin Alternate function in Burst Mode

7.5.3.4.1 PFC On/Off

In UCC256614, the TSET pin can be used as PFC on/off logic. After the initial programming phase, TSET becomes a logic output pin expected to drive a small signal MOSFET (2N7002 for example). When UCC256614 operates in LF Burst mode, the PFC on/off signal goes high. TSET pin voltage goes low when the controller exits LF Burst mode. This can be used either turn-off the PFC or for adjusting the burst mode threshold on the PFC controller to enable a low standby power mode.

7.5.3.4.2 TSET-Enforced Low audible noise standby mode

In UCC256610, the low frequency burst mode has a soft-on and soft-off wave shaping. This enables a low audible noise standby mode. It is possible that when the system operates in this mode, that as the load increases slightly the controller can frequently exit burst mode and resume normal switching operation and come back to burst mode. This frequent mode jumping resulting from the additional soft-on and soft-off packets can reduce the effectiveness of this low audible noise feature.

In order to avoid this, in the UCC256610 the TSET pin functions as a input pin after startup. By puling TSET low (to GND), the controller remains in the low frequency burst mode operation with soft-on and soft-off shaping of the burst packet. This enables a continued operation in low audible noise mode. Once the TSET pin is released from pull down, the controller resumes the operating mode based on the load condition.

7.5.4 X-Capacitor Discharge

The HV pin is used for AC presence detection and X-Cap discharge.

7.5.4.1 Detecting Through HV Pin Only




Figure 7-22. Zero Cross Detection Sequence HV Pin Only




Figure 7-23. AC ZCD and X-Capacitor Discharge Flow Chart

1. Once every 700ms, the HV pin zero cross detection circuit gets engaged.
2. At first, HV pin test current is I0 and the duration is 12ms. HV pin voltage is checked to see if the voltage is less than 9V threshold
3. If HV pin voltage does not falls below 9V, add test current I1 to I0, and check again if HV pin voltage is less than 9V threshold
4. If HV pin voltage still not falls below 9V, continue to increase and add test current to I2 and then I3, I4 to I0.

5. I₄ test current's maximum on time is 36ms
6. If the HV pin voltage does not fall below 9V even after I₄, the X-Cap discharge circuit is enabled for 360ms.
7. The minimal interval between two test current events is 700ms

Note

8.1 Application Information

- Full featured EVM hardware
- An excel design calculator
- Simulation models

8.2 Typical Application

8.2.1 Design Requirements

The design specifications are summarized in [Table 8-1](#).

Table 8-1. System Design Specifications

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNITS
INPUT CHARACTERISTICS					
DC Voltage range		365	390	410	VDC
AC Voltage range		85		264	VAC
AC Voltage frequency		47		63	Hz
Input DC UVLO On			365		VDC
Input DC UVLO Off			315		VDC
OUTPUT CHARACTERISTICS					
Output voltage, VOUT	No load to full load		12		VDC
Output load current, IOUT	360 VDC to 410 VDC			15	A
Output voltage ripple	390 VDC and full load = 15 A		120		mVpp
SYSTEMS CHARACTERISTICS					
Resonant Frequency			100		kHz
Peak efficiency	390 VDC		92		
Operating temperature	Natural convection		25		°C

8.2.2 Detailed Design Procedure

8.2.2.1 LLC Power Stage Requirements

Start the design by deciding the LLC power stage component values. The LLC power stage design procedure outlined here follows the one given in the TI application note “[Designing an LLC Resonant Half-Bridge Power Converters](#)”. The application note contains a full explanation of the origin of each of the equations used. The equations given below are based on the First Harmonic Approximation (FHA) method commonly used to analyze the LLC topology. This method gives a good starting point for any design, but a final design requires an iterative approach combining the FHA results, circuit simulation, and hardware testing. An alternative design approach is given in TI application note [SLUA733](#), LLC Design for UCC29950.

8.2.2.2 LLC Gain Range

First, determine the transformer turns ratio by the nominal input and output voltages.

$$N_{PS} = \frac{V_{IN(nom)} / 2}{V_{OUT(nom)}} = \frac{390 / 2}{12} = 16.25 \Rightarrow 16.5 \quad (12)$$

Then determine the LLC gain range $M_{G(min)}$ and $M_{G(max)}$. Assume there is a 0.5V drop in the rectifier diodes (V_f) and an additional 0.5V due to other losses (V_{loss}).

$$M_{G(min)} = N_{PS} \frac{V_{OUT(min)} + V_f}{V_{IN(max)} / 2} = 16.5 \frac{12 + 0.5}{410 / 2} = 1.006 \quad (13)$$

$$M_{G(max)} = N_{PS} \frac{V_{OUT(max)} + V_f + V_{loss}}{V_{IN(min)} / 2} = 16.5 \frac{12 + 0.5 + 0.5}{365 / 2} = 1.175 \quad (14)$$

8.2.2.3 Select L_N and Q_E

L_N is the ratio between the magnetizing inductance and the resonant inductance.

$$L_N = \frac{L_M}{L_R} \quad (15)$$

Q_E is the quality factor of the resonant tank.

$$Q_E = \frac{\sqrt{L_R / C_R}}{R_E} \quad (16)$$

In this equation, R_E is the equivalent load resistance.

Selecting L_N and Q_E values should result in an LLC gain curve, that intersects with $M_{G(\min)}$ and $M_{G(\max)}$ traces. The peak gain of the resulting curve should be larger than $M_{G(\max)}$. Details of how to select L_N and Q_E are not discussed here. They are available in the Design calculator.

In this case, the selected L_N and Q_E values are:

$$L_N = 6 \quad (17)$$

$$Q_E = 0.3 \quad (18)$$

8.2.2.4 Determine Equivalent Load Resistance

Determine the equivalent load resistance by [Equation 19](#).

$$R_E = \frac{8 \times N_{PS}^2}{\pi^2} \times \frac{V_{OUT(nom)}}{I_{OUT(nom)}} = \frac{8 \times 16.5^2}{\pi^2} \times \frac{12}{15} = 176.5 \Omega \quad (19)$$

8.2.2.5 Determine Component Parameters for LLC Resonant Circuit

Before determining the resonant tank component parameters, a nominal switching frequency (resonant frequency) should be selected. In this design, 100kHz is selected as the resonant frequency.

$$f_0 = 100 \text{ kHz} \quad (20)$$

The resonant tank parameters can be calculated as the following:

$$C_R = \frac{1}{2\pi \times Q_E \times f_0 \times R_E} = \frac{1}{2\pi \times 0.3 \times 100 \text{ kHz} \times 176.5 \Omega} = 30.0 \text{ nF} \quad (21)$$

$$L_R = \frac{1}{(2\pi \times f_0)^2 C_R} = \frac{1}{(2\pi \times 100 \text{ kHz})^2 \times 30.0 \text{ nF}} = 84.4 \mu\text{H} \quad (22)$$

$$L_M = L_N \times L_R = 6 \times 84.4 \mu\text{H} = 506.4 \mu\text{H} \quad (23)$$

After the preliminary parameters are selected, find the closest actual component value that is available, re-check the gain curve with the selected parameters, and then run time domain simulation to verify the circuit operation.

The following resonant tank parameters are:

$$C_R = 30 \text{ nF} \quad (24)$$

$$L_R = 85 \mu\text{H} \quad (25)$$

$$L_M = 510 \mu\text{H} \quad (26)$$

Based on the final resonant tank parameters, the resonant frequency can be calculated:

$$f_0 = \frac{1}{2\pi\sqrt{L_R C_R}} = \frac{1}{2\pi\sqrt{30\text{ nF} \times 85\text{ }\mu\text{H}}} = 99.7\text{ kHz}$$

(27)

Based on the new LLC gain curve, the normalized switching frequency at maximum and minimum gain are given by:

$$f_{N(Mgmax)} = 0.7$$

(28)

$$f_{N(Mgmin)} = 1.0$$

(29)

The maximum and minimum switching frequencies are:

$$f_{SW(Mgmax)} = 69.8\text{ kHz}$$

(30)

$$f_{SW(Mgmin)} = 99.7\text{ kHz}$$

(31)

8.2.2.6 LLC Primary-Side Currents

The primary-side currents are calculated for component selection purposes. The currents are calculated based on a 110% overload condition.

The primary side RMS load current is given by:

$$I_{OE} = \frac{\pi}{2\sqrt{2}} \times \frac{I_o}{n} = \frac{\pi}{2\sqrt{2}} \times \frac{1.1 \times 15\text{ A}}{16.5} = 1.111\text{ A}$$

(32)

The RMS magnetizing current at minimum switching frequency is given by:

$$I_M = \frac{2\sqrt{2}}{\pi} \times \frac{N_{PS} V_{OUT}}{\omega L_M} = \frac{2\sqrt{2}}{\pi} \times \frac{16.5 \times 12}{2\pi \times 64.8 \text{ kHz} \times 510 \mu\text{H}} = 0.797 \text{ A} \quad (33)$$

The total current in resonant tank is given by:

$$I_R = \sqrt{I_M^2 + I_{OE}^2} = \sqrt{(1.111 \text{ A})^2 + (0.797 \text{ A})^2} = 1.367 \text{ A} \quad (34)$$

8.2.2.7 LLC Secondary-Side Currents

The total secondary side RMS load current is the current referred from the primary side current (I_{OE}) to the secondary side.

$$I_{OES} = N_{PS} \times I_{OE} = 16.5 \times 1.111 \text{ A} = 18.327 \text{ A} \quad (35)$$

In this design, the transformer's secondary side has a center-tapped configuration. The current of each secondary transformer winding is calculated by:

$$I_{WS} = \frac{\sqrt{2} \times I_{OES}}{2} = \frac{\sqrt{2} \times 18.327 \text{ A}}{2} = 12.959 \text{ A} \quad (36)$$

The corresponding half-wave average current is:

$$I_{SAV} = \frac{\sqrt{2} \times I_{OES}}{\pi} = \frac{\sqrt{2} \times 18.327 \text{ A}}{\pi} = 8.250 \text{ A} \quad (37)$$

8.2.2.8 LLC Transformer

A bias winding is needed in order to utilize the HV self start up function. It is recommended to design the bias winding so that the VCC voltage is greater than 12V.

The transformer can be built or purchased according to these specifications:

- Turns ratio: Primary : Secondary : Bias = 33 : 2 : 3
- Primary terminal voltage: 450V_{pk}
- Primary magnetizing inductance: L_M = 510μH
- Primary side winding rated current: I_R = 1.367A
- Secondary terminal voltage: 36 V_{pk}
- Secondary winding rated current: I_{WS} = 12.959A
- Minimum switching frequency: 69.8kHz
- Maximum switching frequency: 99.7kHz
- Insulation between primary and secondary sides: IEC60950 reinforced insulation

The minimum operating frequency during normal operation is calculated above. Please note that for some applications that operate as a wide input LLC where the PFC may be shut off in standby mode, the operating frequency may be much lower during heavy load shutdown and the LLC can operate at just above the ZCS boundary which is a lower frequency. The magnetic components in the resonant circuit, the transformer and resonant inductor, should be rated to operate at this lower frequency.

The Bias voltage is obtained as 18V as per the turns ratio. To reduce the controller voltage to 15V, a voltage regulator circuit is being used in the EVM before supplying to VCCP of the controller.

8.2.2.9 LLC Resonant Inductor

The AC voltage across the resonant inductor is given by its impedance multiplied by the current:

$$V_{L_R} = \omega L_R I_R = 2\pi \times 69.8\text{kHz} \times 85\mu\text{H} \times 1.367\text{A} = 50.946\text{V} \quad (38)$$

The inductor can be built or purchased according to the following specifications:

- Inductance: L_R = 85μH
- Rated current: I_R = 1.367A
- Terminal AC voltage: 50.946V
- Frequency range: 69.8kHz to 99.7kHz

Please note some designs may utilize the leakage inductance of the transformer as the resonant inductance and do not require an external resonant inductor.

8.2.2.10 LLC Resonant Capacitor

This capacitor carries the full-primary current at the switching frequency. A low dissipation factor capacitor is needed to prevent overheating.

The AC voltage across the resonant capacitor is given by its impedance multiplied by the current.

$$V_{C_R} = \frac{I_R}{\omega C_R} = \frac{1.367\text{A}}{2\pi \times 69.8\text{kHz} \times 30\text{nF}} = 104.0\text{V} \quad (39)$$

$$V_{CR(rms)} = \sqrt{\left(\frac{V_{IN(max)}}{2}\right)^2 + V_{CR}^2} = \sqrt{\left(\frac{410}{2}\right)^2 + 104.0^2} = 229.9V \quad (40)$$

Peak voltage:

$$V_{CR(peak)} = \frac{V_{IN(max)}}{2} + \sqrt{2}V_{CR} = \frac{410}{2} + \sqrt{2} \times 104.0 = 352.0V \quad (41)$$

Valley voltage:

$$V_{CR(valley)} = \frac{V_{IN(max)}}{2} - \sqrt{2}V_{CR} = \frac{410}{2} - \sqrt{2} \times 104.0 = 58.0V \quad (42)$$

Rated current:

$$I_R = 1.367A \quad (43)$$

8.2.2.11 LLC Primary-Side MOSFETs

Each MOSFET sees the input voltage as its maximum applied voltage. Choose the MOSFET voltage rating to be 1.5 times of the maximum bulk voltage:

$$V_{QLLC(peak)} = 1.5 \times V_{IN(max)} = 615V \quad (44)$$

Choose the MOSFET current rating to be 1.1 times of the maximum primary side RMS current:

$$I_{QLLC} = 1.1 \times I_R = 1.504A \quad (45)$$

8.2.2.12 Design Considerations for Adaptive Dead-Time

After the resonant tank is designed and the primary side MOSFET is selected, the ZVS operation of the converter needs to be double checked. ZVS can only be achieved when there is enough current left in the resonant inductor at the gate turn off edge to discharge the switch node capacitance. UC256604 implements adaptive dead-time based on the slewing of the switch node. The slew detection circuit has a detection range of 0.1V/ns to 200V/ns.

To check the ZVS operation, a series of time domain simulations are conducted, and the resonant current at the gate turn off edges are captured. An example plot is shown below:




Figure 8-1. Adaptive Dead-Time

The figure above assumes the maximum switching frequency occurs at 5% load, and system starts to burst at 5% load.

From this plot, the minimum resonant current left in the tank is $I_{min} = 0.8A$ in the interested operation range. In order to calculate the slew rate, the primary side switch node parasitic capacitance must be known. This value can be estimated from the MOSFET datasheet. In this case, $C_{switchnode} = 400pF$. The minimum slew rate is given by:

$$\frac{I_{MIN}}{C_{switchnode}} = \frac{0.8 A}{400 pF} = 2 V / ns \quad (46)$$

This is larger than 0.1V/ns minimum detectable slew rate.

8.2.2.13 LLC Rectifier Diodes

The voltage rating of the output diodes is given by:

$$V_{DB} = 1.2 \times \frac{V_{IN(max)}}{N_{PS}} = 1.2 \times \frac{410}{16.5} = 29.82V \quad (47)$$

The current rating of the output diodes is given by:

$$I_{SAV} = \frac{\sqrt{2} \times I_{OES}}{\pi} = \frac{\sqrt{2} \times 18.329}{\pi} = 8.250 \text{ A} \quad (48)$$

8.2.2.14 LLC Output Capacitors

The LLC converter topology does not require an output filter although a small second stage filter inductor may be useful in reducing peak-to-peak output noise. Assuming that the output capacitors carry the rectifier's full wave output current then the capacitor ripple current rating is:

$$I_{RECT} = \frac{\pi}{2\sqrt{2}} I_{OUT} = \frac{\pi}{2\sqrt{2}} \times 15 = 16.66 \text{ A} \quad (49)$$

Use 20V rating for 12V output voltage:

$$V_{LLCcap} = 20 \text{ V} \quad (50)$$

The capacitor's RMS current rating is:

$$I_{C(out)} = \sqrt{\left(\frac{\pi}{2\sqrt{2}} I_{OUT}\right)^2 - I_{OUT}^2} = \sqrt{\left(\frac{\pi}{2\sqrt{2}} \times 15\right)^2 - 15^2} = 7.251 \text{ A} \quad (51)$$

Solid Aluminum capacitors with conductive polymer technology have high ripple-current ratings and are a good choice, especially if the design is required to operate at colder temperatures. The ripple-current rating for a single capacitor may not be sufficient so multiple capacitors are often connected in parallel.

The ripple voltage at the output of the LLC stage is a function of the amount of AC current that flows in the capacitors. To estimate this voltage, assume that all the current, including the DC current in the load, flows in the filter capacitors.

$$ESR_{max} = \frac{V_{OUT(pk-pk)}}{I_{RECT(pk)}} = \frac{0.12 \text{ V}}{2 \frac{\pi}{4} \times 15 \text{ A}} = 5.1 \text{ m}\Omega \quad (52)$$

The capacitor specifications are:

- Voltage rating: 20V

- Ripple current rating: 7.251A
- ESR: < 5.1mΩ

8.2.2.15 HV Pin Series Resistors

Multiple resistors are connected in series with HV pin to limit the power dissipation of the UCC25660 device. The recommended series resistor with HV pin is 5kΩ.

8.2.2.16 BLK Pin Voltage Divider

BLK pin senses the LLC DC input voltage and determines when to turn on and off the LLC converter. Also, BLK pin voltage is used for feedforward compensation.

The desired power consumption of the BLK pin resistor divider is $P_{BLKsns} = 15\text{mW}$. The BLK sense resistor total value is given by:

$$R_{BLKsns} = R_{BLKupper} + R_{BLKlower} = \frac{V_{IN(nom)}^2}{P_{BLKsns}} = \frac{390^2}{0.015} = 10\text{M}\Omega \quad (53)$$

Choose LLC startup voltage as 365V. Then $V_{BLKStart}$ related to $V_{BLKStop}$, $V_{BLKStartHys}$, $I_{BLKSink}$ as below:

$$V_{BLKStart} = 365 \left(\frac{R_{BLKlower}}{R_{BLKupper} + R_{BLKlower}} \right) = V_{BLKStop} + V_{BLKStartHys} + I_{BLKSink} \left(\frac{R_{BLKupper} R_{BLKlower}}{R_{BLKupper} + R_{BLKlower}} \right) \quad (54)$$

For $V_{BLKStop} = 1\text{V}$, $V_{BLKStartHys} = 0.1\text{V}$, $I_{BLKSink} = 5\mu\text{A}$, $R_{BLKupper}$ and $R_{BLKlower}$ are obtained as $10\text{M}\Omega$ and $35.4\text{k}\Omega$ respectively.

A standard value of $35.4\text{k}\Omega$ is selected for $R_{BLKlower}$ and a standard value of $3 \times 3.3\text{M}\Omega$ in series is selected for $R_{BLKupper}$.

The actual startup voltage is given by

$$V_{BLKStart} \left(\frac{R_{BLKupper} + R_{BLKlower}}{R_{BLKlower}} \right) = \left(\frac{V_{BLKStop} + V_{BLKStartHys} + I_{BLKSink} \left(\frac{R_{BLKupper} R_{BLKlower}}{R_{BLKupper} + R_{BLKlower}} \right)}{I_{BLKSink} \left(\frac{R_{BLKupper} R_{BLKlower}}{R_{BLKupper} + R_{BLKlower}} \right)} \right) \cdot \left(\frac{R_{BLKupper} + R_{BLKlower}}{R_{BLKlower}} \right) = 358\text{V} \quad (55)$$

The power consumption in BLK resistors are given by

$$P_{BLKsns} = \frac{V_{IN(nom)}^2}{(R_{BLKupper} + R_{BLKlower})} = \frac{390^2}{(10\text{M}\Omega + 35.4\text{k}\Omega)} = 15.3\text{mW} \quad (56)$$

The LLC turn off voltage is given by

$$V_{BLKStop} \left(\frac{R_{BLKupper} + R_{BLKlower}}{R_{BLKlower}} \right) = 280.6\text{V} \quad (57)$$

8.2.2.17 ISNS Pin Differentiator

The ISNS pin senses the resonant current through a Differentiator. The ISNS pin together with TSET, BLK pin resistors set the overload protection level. The typical threshold voltage of overload protection (V_{FBOLP}) is 4.75V. The ISNS pin also sets the over current protection level (OCP1). The threshold value of OCP1 is either 3.5V or 4V depending on the TSET pin resistors and the variant being used. For the EVM, UCC256611 is being used. So, for this variant, OCP1 threshold value is 3.5V.

The peak resonant inductor current at full load

$$I_{R_PEAK} = \sqrt{2} I_R = \sqrt{2} \times 1.367 = 1.933\text{A} \quad (58)$$

Select a current sense capacitor first, since there are less high voltage capacitor choices than resistors:

$$C_{ISNS} = 150pF \quad (59)$$

For this design, UCC256611 is being used. So, for this variant, OCP1 threshold value is 3.5V.

$$OCP1_Threshold = 3.5V \quad (60)$$

Then calculate the required ISNS resistor value:

$$R_{ISNS} < \frac{OCP1_Threshold \cdot C_r}{I_{R_PEAK} \cdot C_{ISNS}} = \frac{3.5V \cdot 30nF}{1.933A \cdot 150pF} = 329\Omega \quad (61)$$

$R_{ISNS} = 226\Omega$ is selected.

The peak resonant current at OCP1 level is given by:

$$I_{R_PEAK_OCP1} = \frac{OCP1_Threshold \times C_r}{R_{ISNS} \times C_{ISNS}} = \frac{3.5 \times 30nF}{226 \times 150pF} = 3.097A \quad (62)$$

8.2.2.18 TSET Pin

The TSET pin resistors are used to set the VCR integrator time constants (Timer gain (k_s), R_{VCR} , R_{RAMP} , C_{VCR}) and the minimum switching frequency in IPPC mode. These resistors also determines $V_{FBReplica}$ voltage for a given output power.

For UCC256611, "VCR Integrator Gain Set by TSET Difference Voltage calculation" option is enabled.

Choose V_{TSETB} voltage option based on $f_{SW(Mgmin)}$ and observed full load operating frequency at minimum input voltage and maximum output power. For this design, option #4 is selected since the observed full load operating frequency is 89kHz at the minimum input voltage of 365V and at the rated output power. So, for option #4, V_{TSETB} voltage needs to be between 0.742V +/- 48mV as given in table [TSET Programming Options Table All Variants](#).

Choose ($V_{TSETA} - V_{TSETB}$) voltage to set the FBReplica magnitude for a given Power Output. This difference voltage should be chosen such that, at rated power, the FBReplica magnitude should be below V_{FBOLP} as shown in [Figure 8-2](#) with required margin at worst case. For this design, option #5 is selected for this difference TSET voltage so that VCR integrator time constants along with chosen ISNS and BLK resistors makes the FBReplica magnitude close to 4V at the maximum Input power. So, for option #5, ($V_{TSETA} - V_{TSETB}$) voltage needs to be between 0.850V +/- 48mV as given in table [TSET Programming Options Table All Variants](#).

$$V_{TSETB} = \frac{R_{TSET_lower} \cdot V_{SP}}{R_{TSET_lower} + R_{TSET_upper}} \quad (63)$$

$$V_{TSETA} = V_{TSETB} + \frac{R_{TSET_lower} \cdot R_{TSET_upper}}{R_{TSET_lower} + R_{TSET_upper}} \cdot I_{TSETPrm} \quad (64)$$

By solving above two equations, R_{TSET_upper} and R_{TSET_lower} are obtained as 572.78k Ω and 99.81k Ω respectively.

Finally, $R_{TSET_upper} = 576k\Omega$ and $R_{TSET_lower} = 100k\Omega$ are chosen.

Final V_{TSETB} and ($V_{TSETA} - V_{TSETB}$) can be calculated as below:

$$V_{TSETB} = \frac{100k \cdot 5V}{100k + 576k} = 0.74V \quad (65)$$

$$(V_{TSETA} - V_{TSETB}) = \frac{100k \cdot 576k}{100k + 576k} \cdot 10\mu A = 0.852V \quad (66)$$

[Figure 8-2](#) shows the FBReplica voltage with respect to the input power of the LLC.

Here for calculating P_{in} , 92% efficiency is considered in the following expression.

$$P_{in} = \frac{P_{out}}{\eta} \quad (67)$$




Figure 8-2. FBReplica vs P_{in}

The FBReplica voltage can be measured by inserting a 10-kΩ resistor between the feedback optocoupler emitter and ground. Assume the voltage measured on the 10-kΩ resistor is V_{10k}. Then FBReplica voltage can be calculated as:

$$FBReplica = \left(I_{FB} - \frac{V_{10k\Omega}}{10k\Omega} \right) \times R_{FBInternal} \quad (68)$$

8.2.2.19 OVP/OTP Pin

The OVP/OTP is used for protecting the power stage from over voltage. Also, the same pin is also used for over temperature protection using negative temperature coefficient (NTC) thermistor. As the bias winding voltage is the mirror image of the output voltage through the turns ratio of the transformer, pulling up this pin with a zener diode is a convenient approach to set the OVP on the primary side. In this design, the nominal output voltage is 12V. The bias winding to the secondary side winding turns ratio is 1.5. Assuming there is a 0.5V drop in the rectifier diodes (V_f) and a further 0.5V drop due to other losses (V_{loss}), the nominal voltage of the bias winding is given by:

$$V_{BiasWindingNom} = (12 + 0.5 + 0.5) \cdot \frac{N_{aux}}{N_2} = (12 + 0.5 + 0.5) \cdot \frac{3}{2} = 19.5V \quad (69)$$

The desired OVP threshold in this design is 140% of the nominal value. The OVP threshold level (V_{OVPpos}) in UC25661 device is 3.5V.

The required voltage rating of the Zener diode is then given by:

$$V_z = (1.4 \cdot V_{out} + V_{drop}) \cdot \frac{N_{aux}}{N_2} - V_{OVPpos} = (1.4 \cdot 12 + 0.5 + 0.5) \cdot \frac{3}{2} - 3.5 = 23.2V \quad (70)$$

Assume actual voltage rating of Zener used is 23V.

Then actual output voltage at which OVP will be triggered is

$$V_{out_ovp} = (V_z + V_{OVPpos}) \cdot \frac{N_2}{N_{aux}} - V_{drop} = (23 + 3.5) \cdot \frac{2}{3} - 1 = 16.67V = 139\% \cdot V_{out} \quad (71)$$

During normal operation, the voltage of the OVP/OTP pin should be within the working window of 0.8V to 3.5V. For over temperature protection, the OVP/OTP pin should be pulled down below OTP threshold of 0.8V.

At room temperature, the OVP/OTP pin voltage is considered as 1.4V. So, at room temperature, the effective resistance value at this pin should be

$$R_{OVP/OTP_25} = \frac{1.4V}{I_{OVP_OTP}} = \frac{1.4V}{100 \cdot 10^{-6}A} = 14k\Omega \quad (72)$$

$$R_{OVP/OTP_25} = \frac{R_{ext} \cdot R_{NTC_25}}{R_{ext} + R_{NTC_25}} = 14k\Omega \quad (73)$$

where R_{ext} is external resistor that is in parallel with the thermistor. And R_{NTC_25} is resistance value of the thermistor at the room temperature.

For this design, over temperature protection is set at the 110°C. So based on the availability and temperature coefficient of NTCs,

$$\frac{R_{NTC_110}}{R_{NTC_25}} = 0.035263 \quad (74)$$

(refer B57371V2474J060 Datasheet) is chosen. Here R_{NTC_110} is the resistance of the thermistor at the 110°C.

For OTP trigger, the OVP/OTP pin voltage should be below 0.8V.

$$R_{OVP/OTP_110} = \frac{0.8V}{I_{OVP_OTP}} = \frac{0.8V}{100 \cdot 10^{-6}A} = 8k\Omega \quad (75)$$

$$R_{OVP/OTP_110} = \frac{R_{ext} \cdot R_{NTC_110}}{R_{ext} + R_{NTC_110}} = 8k\Omega \quad (76)$$

From equations, Equation 73, Equation 74, Equation 76, R_{NTC_25} and R_{ext} are obtained as 510kΩ and 14.4kΩ. So, finally $R_{NTC_25}=470k\Omega$ (Manufacturer part number: B57371V2474J060) and $R_{ext}=15k\Omega$ are chosen.

So, at room temperature, with new chosen resistors, the OVP/OTP voltage will be

$$R_{OVP/OTP_25} \cdot I_{OVP_OTP} = \left(\frac{15k \cdot 470k}{15k + 470k} \right) \cdot 100 \cdot 10^{-6} = 1.454V \quad (77)$$

At 110°C, the OVP/OTP voltage will be

$$R_{OVP/OTP_110} \cdot I_{OVP_OTP} = \left(\frac{15k \cdot (470k \cdot 0.035263)}{15k + (470k \cdot 0.035263)} \right) \cdot 100 \cdot 10^{-6} = 0.78V \quad (78)$$

8.2.2.20 Burst Mode Programming

The LL pin voltage (V_{LLB}) and the resistor divider that connected to the LL pin allow the user to set the HFBurstEntry and LFBurstEntry thresholds as shown below.

$$V_{LLB} = \frac{R_{LL_lower} \cdot V_{5P}}{R_{LL_upper} + R_{LL_lower}} \quad (79)$$

$$V_{LLA} = V_{LLB} + \frac{R_{LL_lower} R_{LL_upper}}{R_{LL_upper} + R_{LL_lower}} \cdot I_{LLPrgm} \quad (80)$$

As shown in Table 7-1, ($V_{LLA} - V_{LLB}$) voltage determines the $V_{LLB}/HFBurstEntry$ ratio (a).

For this design, ($V_{LLB}/HFBurstEntry$) = 0.55 is considered. So, ($V_{LLA}-V_{LLB}$) value should be between 1.087V and 1.391V.

Then HFBurstEntry is related to LL pin voltage as below:

$$HFBurstEntry = \frac{V_{LLB}}{0.55} = 1.818 \cdot V_{LLB} \quad (81)$$

The LFBurstEntry is always related to LL pin voltage as below:

$$LFBurstEntry = \frac{V_{LLB}}{0.6} = 1.667 \cdot V_{LLB} \quad (82)$$

Based on FBReplica vs Pin curve and hardware testing V_{LLB} and $(V_{LLA} - V_{LLB})$ may be adjusted to meet the desired performance.

For this design, $V_{LLB} = 1.2V$ and $V_{LLA} = (\text{Max voltage of } (V_{LLA} - V_{LLB})) - 0.1V$ are considered. By substituting these values in [Equation 79](#), [Equation 80](#), $R_{LLupper}$, $R_{LLlower}$ can be obtained as 538k and 170k respectively.

Finally $R_{LLupper} = 536k\Omega$ and $R_{LLlower} = 169k\Omega$ are chosen for this design.

Then final burst entries calculated as below:

$$V_{LLB} = \frac{169k \cdot 5}{169k + 536k} = 1.199V \quad (83)$$

$$V_{LLA} = 1.199V + \frac{169k \cdot 536k}{169k + 536k} \cdot 10\mu A = 2.483V \quad (84)$$

$$V_{LLA} - V_{LLB} = 1.285V \quad (85)$$

$$HFBurstEntry = 1.818 \cdot 1.199 = 2.179V \quad (86)$$

$$LFBurstEntry = 1.667 \cdot 1.199 = 1.998V \quad (87)$$

8.2.3 Application Curves




Figure 8-3. Efficiency




Figure 8-4. Steady State Waveforms at 15 A Load at 390V Input (Ch1= ISNS; Ch2 = Vout; Ch3 = SW; Ch4 = I_OPT)

8.3 Power Supply Recommendations

8.3.1 VCCP Pin Capacitor

The VCCP capacitor must be selected with a value high enough to guarantee that during the LF Burst operation, VCCP won't fall below the $V_{CCStopSwitching}$ level.

Choose a capacitor or a combination of capacitors that provide at least 100μF capacitance. The capacitors on VCCP pin should support the quiescent current during LF burst operation as well as low impedance path for high

frequency currents on VCCP. Derating of ceramic capacitors with DC-bias voltage must be considered using the manufacturer data sheet while selecting the capacitors.

8.3.2 Boot Capacitor

During LF burst off period, power consumed by the high-side gate driver from the HB pin must be drawn from C_{BOOT} and will cause its voltage to decay. At the start of the next burst period there must be sufficient voltage remaining on C_{BOOT} to power the high-side gate driver until the conduction period of LO allows it to be replenished from C_{VCCP}. The power consumed by the high-side driver during this burst off period will therefore have a direct impact on the size and cost of capacitors that must be connected to HB and VCCP.

Assume the system has a maximum burst off period of 150ms and the bootstrap diode has a forward voltage drop of 1V. Target a minimum bootstrap voltage of 8V to avoid UVLO fault. The maximum allowable voltage drop on the boot capacitor is:

$$V_{bootmaxdrop} = V_{VCCP} - V_{bootforwarddrop} - 8V = 12V - 1V - 8V = 3V \quad (88)$$

Boot capacitor can then be sized:

$$C_B = \frac{I_{BOOT_QUIESCENT}}{V_{bootmaxdrop}} = \frac{60\mu A \times 150ms}{3V} = 3\mu F \quad (89)$$

Choose a low leakage, low-ESR ceramic capacitor. Derating of ceramic capacitors with DC-bias voltage must be considered using the manufacturer data sheet while selecting the capacitors.

8.3.3 V5P Pin Capacitor

This pin should be externally connected to a decoupling capacitor to GND. Since the load on this pin is very small, a small decoupling capacitor of 4.7μF would be recommended.

8.4 Layout

8.4.1 Layout Guidelines

- Connect a 2.2 μ F ceramic capacitor on VCCP pin in addition to the energy storage electrolytic capacitor. The 2.2 μ F ceramic capacitor should be put as close as possible to the VCCP pin.
- Minimum recommended boot capacitor, C_B , is 0.1 μ F. The minimum value of the boot capacitor needs to be determined by the minimum burst frequency. The boot capacitor should be large enough to hold the bootstrap voltage during the lowest burst frequency. Please refer to the I_{BOOT_LEAK} (boot leakage current) in the electrical table.
- Connect signal ground and power ground at single-point. Power ground is recommended to connect to the negative terminal of the LLC converter input bulk capacitor.
- Place the filter capacitors for ISNS (100pF), BLK (10nF), LL(330pF), TSET (220pF), OVP/OTP(100pF) as close as possible to the respective pins.
- Keep the FB trace as short as possible and route the FB trace away from high dv/dt traces.
- Use film capacitors or C0G, NP0 ceramic capacitors for the ISNS capacitor for low distortion
- Add necessary filtering capacitors on the VCCP pin to filter out the high spikes on the bias winding waveform.
- Keep necessary high voltage clearance and creepage.
- If 2kV HBM ESD rating is needed on HV pin, it is acceptable to place a 100pF capacitor from the HV pin to ground in order to pass up to 2kV HBM ESD.

8.4.2 Layout Example

8.4.2.1 Schematics




Figure 8-5. UCC25661EVM-128 Power Stage Schematic




Figure 8-6. UCC25661EVM-128 Control Schematic

8.4.2.2 Layout




Figure 8-7. UCC25661EVM-128 (Top View)




Figure 8-8. UCC25661EVM-128 (Bottom View)

9 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2025	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
UCC256610DDBR	Active	Production	SOIC (DDB) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC256610
UCC256611DDBR	Active	Production	SOIC (DDB) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC256611
UCC256612DDBR	Active	Production	SOIC (DDB) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC256612
UCC256613DDBR	Active	Production	SOIC (DDB) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC256613
UCC256614DDBR	Active	Production	SOIC (DDB) 14	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UCC256614

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UCC25661 :

- Automotive : [UCC25661-Q1](#)

NOTE: Qualified Version Definitions:

- Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



4222925/A 04/2016

NOTES:


1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
5. Reference JEDEC registration MS-012, variation AC.

EXAMPLE BOARD LAYOUT



DDB0014A

SOIC - 1.75 mm max height

SOIC



LAND PATTERN EXAMPLE
SCALE:8X



SOLDER MASK DETAILS

4222925/A 04/2016

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.


7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

DDB0014A

SOIC - 1.75 mm max height

SOIC



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:8X

4222925/A 04/2016

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated