

UCC23525 5A Source, 5A Sink, 5kV_{RMS} Reinforced, Opto-Compatible, **Single-Channel Isolated Gate Driver**

1 Features

- 5kV_{RMS} single channel isolated gate driver with opto-compatible input
- Pin-to-pin replacement for opto isolated gate drivers
- 5A source / 5A sink, peak output current
- Maximum 36V output driver supply voltage
- 12V VDD undervoltage lockout
- Rail-to-rail output
- 100ns (maximum) propagation delay
- 25ns (maximum) part-to-part delay matching
- 30ns (maximum) pulse width distortion
- 200kV/µs (minimum) common-mode transient immunity (CMTI)
- Isolation barrier life >50 Years
- Stretched SO-6 package with >8.5mm creepage
- Operating junction temperature, T_{.J}: -40°C to +150°C

2 Applications

- Industrial motor-control drives
- Solar inverters
- Industrial power supplies, UPS
- Induction heating

3 Description

The UCC23525 driver is an opto-compatible, singlechannel, isolated gate driver for IGBTs, MOSFETs and SiC MOSFETs, with 5A source and 5A sink peak output current and 5kV_{RMS} reinforced isolation rating. The high supply voltage range of 30V allows the use of bipolar supplies to effectively drive IGBTs and SiC power FETs. The UCC23525 can drive both low-side and high-side power FETs. Key features and characteristics bring significant performance and reliability upgrades over standard opto-coupler based gate drivers while maintaining pin-to-pin compatibility in both schematic and layout design.


Performance highlights include high common-mode transient immunity (CMTI), low propagation delay, and small pulse width distortion. Tight process control results in small part-to-part skew. The input stage is an emulated diode (e-diode) which means long term reliability and excellent aging characteristics compared to traditional LEDs found in optocoupler gate drivers. The UCC23525 is offered in a stretched SO-6 package, supporting 5KV_{RMS} reinforced isolation rating. The stretched SO-6 package has >8.5mm creepage and clearance, and a mold compound from material group I which has a comparative tracking index (CTI) >600V.

The high performance and reliability of the UCC23525 makes the device ideal for use in all types of motor drives, solar inverters, industrial power supplies, and appliances. The higher operating temperature opens up opportunities for applications not previously able to be supported by traditional optocouplers.

Device Information

PART NUMBER	PACKAGE ⁽¹⁾	UVLO Level
UCC23525CDWYR	DWY (Stretched SO-6)	12V

For all available packages, see Section 11.



Typical Application Schematic



Table of Contents

1 Features1	7 Detailed Description	13
2 Applications1	7.1 Overview	13
3 Description1	7.2 Functional Block Diagram	13
4 Pin Configuration and Function3	7.3 Feature Description	14
5 Specifications4	7.4 Device Functional Modes	
5.1 Absolute Maximum Ratings4	8 Application and Implementation	20
5.2 ESD Ratings 4	8.1 Application Information	
5.3 Recommended Operating Conditions4	8.2 Typical Application	
5.4 Thermal Information4	8.3 Power Supply Recommendations	
5.5 Power Ratings5	8.4 Layout	27
5.6 Insulation Specifications6	9 Device and Documentation Support	30
5.7 Safety-Related Certifications7	9.1 Device Support	30
5.8 Safety Limiting Values7	9.2 Documentation Support	30
5.9 Electrical Characteristics8	9.3 Receiving Notification of Documentation Updates	30
5.10 Switching Characteristics8	9.4 Support Resources	30
5.11 Thermal Derating Curves9	9.5 Trademarks	
5.12 Typical Characteristics10	9.6 Electrostatic Discharge Caution	30
6 Parameter Measurement Information12	9.7 Glossary	30
6.1 Propagation Delay, Rise Time and Fall Time12	10 Revision History	30
6.2 I _{OH} and I _{OL} Testing12	11 Mechanical, Packaging, and Orderable	
6.3 CMTI Testing12	Information	32

4 Pin Configuration and Function



Figure 4-1. UCC23525 DWY Package SO-6 Top View

Table 4-1. Pin Functions

P	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NAME	NO.	TIPE() DESCRIPTION		
ANODE	1	I	Anode	
CATHODE	3	I	I Cathode	
NC	2	-	No O annual for	
VDD	6	Р	Positive output supply rail	
VSS	4	Р	Negative output supply rail	
OUT	5	0	Gate-drive output	

(1) P = Power, G = Ground, I = Input, O = Output



5 Specifications

5.1 Absolute Maximum Ratings

Over operating free air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
Input Steady State Forward Current	I _{F(DC)}	-	25	mA
Peak Transient Input Current	I _{F(TRAN)} <1us pulse, 300pps		1	Α
Reverse Input Voltage	V _{R(MAX)}		6	V
Output supply voltage	V _{DD} – V _{SS}	-0.3	36	V
Output DC Steady State Voltage	V _{OUT(DC)}	V _{SS} -0.5	V _{DD} +0.5	V
Output Transient Voltage	V _{OUT(TRAN)}	V _{SS} -5	V _{DD} +5	V
Junction temperature	T _J ⁽²⁾	-40	150	°C
Storage temperature	T _{stg}	-65	150	°C

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	\/
V _(ESD)	discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

Over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
V_{DD}	Output Supply Voltage(V _{DD} – V _{SS}) - 12V UVLO	13	30	V
I _F (ON)	Input Diode Forward Current (Diode "ON")	5	20	mA
V _F (OFF)	Anode voltage - Cathode voltage (Diode "OFF")	-5	0.8	V
T _A	Ambient temperature	-40	125	°C
T _J	Junction temperature	-40	150	°C

5.4 Thermal Information

	Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	UCC23525	
		SO6	UNIT
		6 Pins	
R _{qJA}	Junction-to-ambient thermal resistance	138	°C/W
R _{qJC(top)}	Junction-to-case (top) thermal resistance	79.2	°C/W
R _{qJB}	Junction-to-board thermal resistance	76.4	°C/W
Y _{JT}	Junction-to-top characterization parameter	44.9	°C/W
Y_{JB}	Junction-to-board characterization parameter	72.8	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ To maintain the recommended operating conditions for T_J, see Section 6.5 Power Ratings.

²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



5.5 Power Ratings

	PARAMETER TEST CONDITIONS		MIN	TYP	MAX	UNIT
P _D	Maximum power dissipation on input and output ⁽¹⁾	$V_{DD} - V_{SS} = 15 \text{ V, } C_{Load} = 1.8 \text{-nF, } I_{F} =$			750	mW
P _{D1}	Maximum input power dissipation ⁽²⁾	20mA, T _A =25°C, F _{SW} =1700-kHz, 50% duty cycle, square waye			20	mW
P _{D2}	Maximum output power dissipation	lmA, T _A =25°C, F _{SW} =1700-kHz, 50% ity cycle, square wave			730	mW

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback

 ⁽¹⁾ Derate at 8 mW/°C beyond 25°C ambient temperature
 (2) Recommended maximum P_{D1} = 40mW. Absolute maximum P_{D1} = 50mW



5.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
General				
CLR	External clearance (1)	Shortest terminal-to-terminal distance through air	>8.5	mm
CPG	External Creepage (1)	Shortest terminal-to-terminal distance across the package surface	>8.5	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	>17	μm
CTI	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material Group	According to IEC 60664-1	I	
	Over talks are not a rem.	Rated mains voltage ≤ 600 V _{RMS}	1-111	
	Overvoltage category	Rated mains voltage ≤ 1000 V _{RMS}	I-II	
DIN EN II	EC 60747-17 (VDE 0884-17) (2)			
V _{IORM}	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1500	V _{PK}
V _{IOWM}	Maximum isolation working voltage	AC voltage (sine wave); time-dependent dielectric breakdown (TDDB) test	1063	V_{RMS}
		DC voltage	1500 ion) 7071	
V _{IOTM}	Maximum transient isolation voltage	$V_{TEST} = V_{IOTM}$, t = 60 s (qualification); $V_{TEST} = 1.2 \times V_{IOTM}$, t = 1 s (100% production)	7071	V_{PK}
V _{IMP}	Maximum inpulse voltage (3)	Tested in air, 1.2/50-µs waveform per IEC 62368-1	7692	V_{PK}
V _{IOSM}	Maximum surge isolation voltage (4)	V _{IOSM} ≥ 1.3 x V _{IMP} ;Tested in oil (qualification test), 1.2/50-µs waveform per IEC 62368-1	10000	V_{PK}
		Method a: After I/O safety test subgroup 2/3, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.2 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤5	
q_{pd}	Apparent charge ⁽⁵⁾	Method a: After environmental tests subgroup 1, $V_{ini} = V_{IOTM}$, $t_{ini} = 60 \text{ s}$; $V_{pd(m)} = 1.6 \times V_{IORM}$, $t_m = 10 \text{ s}$	≤5	рС
	, ₊ ,	Method b1: At routine test (100% production) and preconditioning (type test): $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 \text{ s}; \\ V_{pd(m)} = 1.875 \times V_{IORM}, t_m = 1 \text{ s (method b1) or } \\ V_{pd(m)} = V_{ini}, t_m = t_{ini} \text{ (method b2)}$	≤5	
C _{IO}	Barrier capacitance, input to output (6)	$V_{IO} = 0.4 \times \sin(2\pi ft)$, f = 1 MHz	1	pF
		V _{IO} = 500 V, T _A = 25°C	>10 ¹²	
R _{IO}	Insulation resistance, input to output (6)	V _{IO} = 500 V, 100°C ≤ T _A ≤ 125°C	>10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	>10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	
UL 1577			<u>'</u>	
V _{ISO}	Maximum withstanding isolation voltage	$V_{TEST} = V_{ISO}$, t = 60 s (qualification), $V_{TEST} = 1.2 \times V_{ISO}$, t = 1 s (100% production)	5000	V_{RMS}

- (1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves, ribs, or both on a printed-circuit board are used to help increase these specifications.
- (2) UCC23525 is suitable for *safe electrical insulation* only within the safety ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air to determine the surge immunity of the package.
- (4) Testing is carried out in oil to determine the intrinsic surge immunity of the isolation barrier.
- (5) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (6) All pins on each side of the barrier tied together creating a two-pin device.



5.7 Safety-Related Certifications

VDE	UL	CQC
Plan to certify according to DIN EN IEC 60747-17 (VDE 0884-17)	Plan to certify according to UL 1577 Component Recognition Program	Plan to certify according to GB4943.1
Certificate planned	Certified. File Number: E181974	Certificate planned

5.8 Safety Limiting Values

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Cofety in the colorest constant	$R_{qJA} = 138$ °C/W, V_{DD} - $V_{SS} = 15$ V, $T_{J} = 150$ °C, $T_{A} = 25$ °C	59		A	
I _S	Safety input, output, or supply current	R _{q,JA} = 138°C/W, V _{DD} - V _{SS} = 25 V, T _J = 150°C, T _A = 25°C			35	- mA
Ps	Safety input, output, or total power	R _{qJA} = 138°C/W, T _J = 150°C, T _A = 25°C			900	mW
T _S	Maximum safety temperature ⁽¹⁾				150	°C

The maximum safety temperature, T_S, has the same value as the maximum junction temperature, T_J, specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_{A} .

The junction-to-air thermal resistance, R_{QJA}, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter:

 $T_J = T_A + R_{qJA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{qJA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum supply voltage.



5.9 Electrical Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at TA = 25°C, VDD–VSS= 15V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT						
I _{FLH}	Input Forward Threshold Current Low to High	V _{DD} - V _{SS} = 15V		1	2.5	mA
I _{F_HYS}	Input forward current hysteresis	V _{DD} - V _{SS} = 15V		0.2		mA
V _F	Input Forward Voltage	I _F =10 mA	1.4	1.7	2	V
$\Delta V_F/\Delta T$	Temp Coefficient of Input Forward Voltage	I _F =10 mA		0.7		mV/C
V _R	Input Reverse Breakdown Voltage	I _R = 10 uA	6			V
C _{IN}	Input Capacitance	F = 0.5 MHz		4		pF
OUTPUT						
I _{OH}	Output Peak Source Current	C _{Load} =220nF		-5		Α
I _{OL}	Output Peak Sink Current	C _{Load} =220nF		5		Α
R _{OH}	Output Pull-up Resistance	I _O = -1A, C _{Load} =220nF, f _s =1 kHz		1.4	3.5	Ω
R _{OL}	Output Pull-down Resistance	$I_O = 1A$, $C_{Load} = 220$ nF, $f_s = 1$ kHz		0.7	1.5	Ω
I _{DD_H}	Output Supply Current (Diode On)	I _F = 10 mA, I _O = 0 mA			1.2	mA
I _{DD_L}	Output Supply Current (Diode Off)	$V_F = 0 \text{ V, } I_O = 0 \text{ mA}$			1.2	mA
UNDER V	OLTAGE LOCKOUT				'	
UVLO _R	Under Voltage Lockout V _{DD} rising (12V UVLO)	I _F =10 mA	11.4	12	12.6	V
UVLO _F	Under Voltage Lockout V _{DD} falling (12V UVLO)	I _F =10 mA	10.45	11	11.55	V
UVLO _{HYS}	UVLO Hysteresis (12V UVLO)	I _F =10 mA		1.0		V

5.10 Switching Characteristics

Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25°C, VDD–VSS= 15V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t _r Output-signal Rise Time		C _{Load} = 1.8nF, V _{DD} =15V, 20% to 80%		6		ns
t _f	Output-signal Fall Time	C _{Load} = 1.8nF, V _{DD} =15V, 90% to 10%		10		ns
t _{PLH} Propagation Delay, Low to High		C_{Load} = 1.8nF, V_{DD} =15V, I_{F} =10mA F_{SW} = 20 kHz, (50% Duty Cycle) measure with Input I_{FLH} to output 10%		60	100	ns
t _{PHL}	Propagation Delay, High to Low $C_{Load} = 1.8$ nF, $V_{DD} = 15$ V, $I_F = 10$ mA $F_{SW} = 20$ kHz, $(50\%$ Duty Cycle) measure with Input I_{FLH} to output 90%		60	100	ns	
t _{PWD}	Pulse Width Distortion t _{PHL} - t _{PLH}	C_{Load} = 1.8nF, V_{DD} =15V, I_{F} =10mA F _{SW} = 20 kHz, (50% Duty Cycle)			30	ns
t _{sk(pp)}	Part-to-Part Skew in Propagation Delay Between any Two Parts ⁽¹⁾	C_{Load} = 1.8nF, V_{DD} =15V, I_{F} =10mA F_{SW} = 20 kHz, (50% Duty Cycle)			25	ns
t _{UVLO_HI_OUT} VDD UVLO HI Delay to OUT 10% HI		I _F =10mA	2	5	8	μs
tuvlo_lo_out	VDD UVLO LO Delay to OUT 90% LO	I _F =10mA, V _{DD} >6.2V		6	10	μs
CMTI _H	Common-mode Transient Immunity (Output High) ⁽²⁾	$I_F = 10 \text{ mA}, V_{CM} = 1000 \text{ V}, R_C = 0\Omega$	200			V/ns
CMTIL	Common-mode Transient Immunity (Output Low) (2)	$V_F = 0 \text{ V}, V_{CM} = 1000 \text{ V}, R_C = 0\Omega$	200			V/ns


5.10 Switching Characteristics (continued)

Over recommended operating conditions unless otherwise noted. All typical values are at T_A = 25°C, VDD-VSS= 15V.

PARAMETER		PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
1	t-0\4/:	Minimum Input Pulse Width That Passes to Output	$C_{Load} = 1.8nF, V_{DD} = 15V, I_{F} = 10mA$	7	18	43	ns

t_{sk(pp)} is the magnitude of the difference in propagation delay times between the output of different devices switching in the same direction while operating at identical supply voltages, temperature, input signals and loads ensured by characterization.

5.11 Thermal Derating Curves







Figure 5-2. Thermal Derating Curve for Safety Limiting Power

⁽²⁾ For best CMTI performance, we recommend connecting single resistor to the Anode pin, and connecting Cathode pin directly to GND.




5.12 Typical Characteristics

 V_{DD} = 15V, 1 μ F capacitor from V_{DD} to V_{SS} , C_{Load} = 1.8nF for timing tests and 220nF for I_{OH} and I_{OL} tests, T_{J} = -40°C to +150°C, (unless otherwise noted)



5.12 Typical Characteristics (continued)

 V_{DD} = 15V, 1 μ F capacitor from V_{DD} to V_{SS} , C_{Load} = 1.8nF for timing tests and 220nF for I_{OH} and I_{OL} tests, T_{J} = -40° C to +150 $^{\circ}$ C, (unless otherwise noted)



6 Parameter Measurement Information

6.1 Propagation Delay, Rise Time and Fall Time

Figure 6-1 shows the propagation delay from the input forward current I_F , to V_{OUT} . This figures also shows the circuit used to measure the rise (t_r) and fall (t_f) times and the propagation delays t_{PDLH} and t_{PDHL} .




Figure 6-1. I_F to V_{OUT} Propagation Delay, Rise Time and Fall Time

6.2 IOH and IOL Testing

Figure 6-2 shows the circuit used to measure the output drive currents I_{OH} and I_{OL} . A load capacitance of 220nF is used at the output. The current is measured using high bandwidth current shunt placed between the V_{OUT} pin and the load to determine the peak source and sink currents of the gate driver.




Figure 6-2. I_{OH} and I_{OL}

6.3 CMTI Testing

Figure 6-3 is the simplified diagram of the CMTI testing. Common mode voltage is set to 1000V. The test is performed with $I_F = 10\text{mA}$ (VOUT= High) and $I_F = 0\text{mA}$ (V_{OUT} = LOW). The diagram also shows the fail criteria for both cases. During the application on the CMTI pulse with $I_F = 10\text{mA}$, if V_{OUT} drops from VDD to ½VDD it is considered as a failure. With $I_F = 0\text{mA}$, if V_{OUT} rises above 1V, it is considered as a failure. For best CMTI performance, connect cathode to ground.




Figure 6-3. CMTI Test Circuit for UCC23525

7 Detailed Description

7.1 Overview

The UCC23525 is a single channel isolated gate driver, with an opto-compatible input stage, that can drive IGBTs, MOSFETs and SiC FETs. It has 5A peak output current capability with max output driver supply voltage of 30V. The inputs and the outputs are galvanically isolated. UCC23525 is offered in an industry standard 6 pin (SO6) package with >8.5mm creepage and clearance. It has a working voltage of 1063V_{RMS}, reinforced isolation rating of 5kV_{RMS} for 60s and a surge rating of 10kV_{PK}. It is pin-to-pin compatible with standard opto isolated gate drivers. While standard opto isolated gate drivers use an LED as the input stage, UCC23525 uses an emulated diode (or "e-diode") as the input stage which does not use light emission to transmit signals across the isolation barrier. The input stage is isolated from the driver stage by Tl's proprietary silicon dioxide-based (SiO2) isolation barrier, that not only provides reinforced isolation but also offers superior common mode transient immunity. The e-diode input stage along with silicon dioxide isolation barrier technology gives UCC23525 several performance advantages over standard opto isolated gate drivers. They are as follows:

- 1. Since the e-diode does not use light emission for its operation, the reliability and aging characteristics of UCC23525 are naturally superior to those of standard opto isolated gate drivers.
- 2. Higher ambient operating temperature range of 125°C, compared to only 105°C for most opto isolated gate drivers
- 3. The e-diode forward voltage drop has less part-to-part variation and smaller variation across temperature. Hence, the operating point of the input stage is more stable and predictable across different parts and operating temperature.
- 4. Higher common mode transient immunity than opto isolated gate drivers
- 5. Smaller propagation delay than opto isolated gate drivers
- 6. Due to superior process controls achievable in the SiO2 isolation compared to opto isolation, there is less part-to-part skew in the prop delay, making the system design simpler and more robust
- 7. Smaller pulse width distortion than opto isolated gate drivers

The signal across the isolation has an on-off keying (OOK) modulation scheme to transmit the digital data across a silicon dioxide based isolation barrier (see Figure 7-1). The transmitter sends a high-frequency carrier across the barrier to represent one digital state and sends no signal to represent the other digital state. The receiver demodulates the signal after advanced signal conditioning and produces the output through a buffer stage. The UCC23525 also incorporates advanced circuit techniques to maximize the CMTI performance and minimize the radiated emissions from the high frequency carrier and IO buffer switching. Figure 7-2 shows conceptual detail of how the OOK scheme works.

7.2 Functional Block Diagram




Figure 7-1. Conceptual Block Diagram of a Isolated Gate Driver with an Opto Emulated Input Stage (SO6 package)

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback






Figure 7-2. On-Off Keying (OOK) Based Modulation Scheme

7.3 Feature Description

7.3.1 Power Supply

Since the input stage is an emulated diode, no power supply is needed at the input.

The output supply, VDD, supports a voltage range from 13V to 30V. For operation with bipolar supplies, the power device is turned off with a negative voltage on the gate with respect to the emitter or source. This configuration prevents the power device from unintentionally turning on because of current induced from the Miller effect. The typical values of the V_{DD} and V_{SS} output supplies for bipolar operation are 15V and -8V with respect to GND for IGBTs, and 18V and -5V for SiC MOSFETs.

For operation with unipolar supply, the VDD supply is connected to 15V with respect to GND for IGBTs, and 18V for SiC MOSFETs. The VSS supply is connected to 0V.

7.3.2 Input Stage

The input stage of UCC23525 is simply the e-diode and therefore has an Anode (Pin 1) and a Cathode (Pin 3). Pin 2 has no internal connection and can be left open or connected to ground. The input stage does not have a power and ground pin. When the e-diode is forward biased by applying a positive voltage to the Anode with respect to the Cathode, a forward current IF flows into the e-diode. The forward voltage drop across the e-diode is 1.7V (typ). An external resistor should be used to limit the forward current. The recommended range for the forward current is 5mA to 20mA. When I_E exceeds the threshold current I_{ELH}(1mA typ) a high frequency signal is transmitted across the isolation barrier. The HF signal is detected by the receiver and V_{OUT} is driven high. See Section 8.2.2.1 for information on selecting the input resistor. The dynamic impedance of the e-diode is very small(<1.0Ω) and the temperature coefficient of the e-diode forward voltage drop is <0.7mV/°C. This leads to excellent stability of the forward current I_F across all operating conditions. If the Anode voltage drops below V_{F HL} (0.8V), or reverse biased, the gate driver output is driven low. The reverse breakdown voltage of the e-diode is >6V. So for normal operation, a reverse bias of up to 5V is allowed. The large reverse breakdown voltage of the e-diode enables UCC23525 to be operated in interlock architecture (see example in Figure 7-3) where V_{SUP} can be as high as 5V. The system designer has the flexibility to choose a 3.3V or 5.0V signal source to drive the input stage of UCC23525 using an appropriate input resistor. The example shows two gate drivers driving a set of IGBTs. The inputs of the gate drivers are connected as shown and driven by two buffers that are controlled by the microcontroller unit (MCU). Interlock architecture prevents both the e-diodes from being "ON" at the same time, preventing shoot through in the IGBTs. It also ensures that if both PWM signals are erroneously stuck high (or low) simultaneously, both gate driver outputs will be driven low.




Figure 7-3. Interlock

7.3.3 Output Stage

The device has ±5A peak drive strength and is suitable for high power applications. The high drive strength can drive a SiC MOSFET module, IGBT module or paralleled discrete devices directly without extra buffer stage. The device can also be used to drive higher power modules or parallel modules with extra buffer stage. Regardless of the values of VDD, the peak sink and source current can be kept at 5A. The driver features an important safety function wherein, when the input pins are in floating condition, the OUT is held in low state. The output stage of the driver stage is depicted in Figure 7-4. The driver has rail-to-rail output by implementing an NMOS pull-up with intrinsic bootstrap gate drive. Under DC conditions, a PMOS is used to keep OUT tied to VDD as shown in the figure. The low pullup impedance of the NMOS results in strong drive strength during the turn-on transient, which shortens the charging time of the input capacitance of the power semiconductor and reduces the turn on switching loss.






Figure 7-4. Output Stage

7.3.4 Protection Features

7.3.4.1 Undervoltage Lockout (UVLO)

UVLO function is implemented for VDD and VSS pins to prevent an under-driven condition on IGBTs and MOSFETs. When V_{DD} is lower than $UVLO_R$ at device start-up or lower than $UVLO_F$ after start-up, the voltage-supply UVLO feature holds the effected output low, regardless of the input forward current as shown in Table 7-1. The VDD UVLO protection has a hysteresis feature ($UVLO_{hys}$). This hysteresis prevents chatter when the power supply produces ground noise which allows the device to permit small drops in bias voltage, which occurs when the device starts switching and operating current consumption increases suddenly.

When V_{DD} drops below UVLO_F, a delay, t_{UVLO_rec} occurs on the output when the supply voltage rises above UVLO_R again.

Product Folder Links: UCC23525

16




Figure 7-5. UVLO functionality

7.3.4.2 Active Pulldown

The active pull-down function is used to pull the IGBT or MOSFET gate to the low state when no power is connected to the VDD supply. This feature prevents false IGBT and MOSFET turn-on by clamping VOUT pin to approximately 2V.

7.3.4.3 Short-Circuit Clamping

The short-circuit clamping function is used to clamp voltages at the driver output and pull the output pin voltage V_{OUT} slightly higher than the V_{DD} voltage during short-circuit conditions. The short-circuit clamping function helps protect the IGBT or MOSFET gate from overvoltage breakdown or degradation. The short-circuit clamping function is implemented by adding a diode connection between the dedicated pins and the VDD pin inside the driver. The internal diodes can conduct up to 500mA current for a duration of 10 μ s and a continuous current of 20mA. Use external Schottky diodes to improve current conduction capability as needed.

7.3.4.4 ESD Structure

Figure 7-6 shows the multiple diodes involved in the ESD protection components of the UCC23525 device. This provides pictorial representation of the absolute maximum rating for the device.






Figure 7-6. ESD Structure



7.4 Device Functional Modes

Table 7-1 lists the functional modes for UCC23525.

Table 7-1. Function Table for UCC23525 with $\ensuremath{V_{DD}}$ Rising

e-diode	V_{DD}	V _{OUT}
OFF (I _F < I _{FLH})	0V - 30V	Low
ON (I _F > I _{FLH})	0V - UVLO _R	Low
ON ((I _F > I _{FLH})	UVLO _R - 30V	High

Table 7-2. Function Table for UCC23525 with $\ensuremath{V_{DD}}$ Falling

e-diode	V_{DD}	V _{OUT}
OFF (I _F < I _{FLH})	0V - 30V	Low
ON (I _F > I _{FLH})	UVLO _F - 0V	Low
ON ((I _F > I _{FLH})	30V - UVLO _F	High

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The UCC23525 is a single channel, isolated gate driver with opto-compatible input for power semiconductor devices, such as MOSFETs, IGBTs, or SiC MOSFETs. It is intended for use in applications such as motor control, industrial inverters, and switched-mode power supplies. It differs from standard opto isolated gate drivers as it does not have an LED input stage. Instead of an LED, it has an emulated diode (e-diode). To turn the e-diode "ON", a forward current in the range of 5mA to 20mA should be driven into the Anode. This will drive the gate driver output high and turn on the power FET. Typically, MCU's are not capable of providing the required forward current. In this case, a buffer should be used between the MCU and the input stage of UCC23525. Typical buffer power supplies are either 5V or 3.3V. A resistor is needed between the buffer and the input stage of the UCC23525 to limit the current. It is simple, but important to choose the right value of resistance. The resistor tolerance, buffer supply voltage tolerance and output impedance of the buffer, have to be considered in the resistor selection. This will ensure that the e-diode forward current stays within the recommended range of 5mA to 20mA. Detailed design recommendations are given in the Section 8.1. The current driven input stage offers excellent noise immunity that is need in high power motor drive systems, especially in cases where the MCU cannot be located close to the isolated gate driver. UCC23525 offers best in class CMTI performance of >200kV/us at 1000V common mode voltages.

The e-diode is capable of 25mA continuous in the forward direction. The forward voltage drop of the e-diode has a very tight part to part variation (1.4V min to 2V max). The temperature coefficient of the forward drop is <0.9mV/°C. The dynamic impedance of the e-diode in the forward biased region is ~1 Ω . All of these factors contribute in excellent stability of the e-diode forward current. To turn the e-diode "OFF", the Anode - Cathode voltage should be <0.8V, or I_F should be <I_{FLH}. The e-diode can also be reverse biased up to 5V (6V abs max) in order to turn it off and bring the gate driver output low. The large reverse breakdown voltage of the input stage provides system designers the flexibility to drive the input stage with 5V PWM signals in interlock structure without the need for an additional clamping circuit on the Anode and Cathode pin.

The output power supply for UCC23525 can be as high as 30V (36V abs max). The output power supply can be configured externally as a single isolated supply up to 30V or isolated bipolar supply such that V_{DD} - V_{SS} does not exceed 30V, or it can be bootstrapped (with external diode and capacitor) if the system uses a single power supply with respect to the power ground. Maximum quiescent power supply current from V_{DD} is 2.2mA.



8.2 Typical Application

The circuit in Figure 8-1, shows a typical application for driving IGBTs.




Figure 8-1. Typical Application Circuit for UCC23525 to Drive IGBT

8.2.1 Design Requirements

Table 8-1 lists the recommended conditions to observe the input and output of the UCC23525 gate driver.

Table 8-1. UCC23525 Design Requirements

PARAMETER	VALUE	UNIT
V_{DD}	15	V
I _F	10	mA
Switching frequency	10	kHz

8.2.2 Detailed Design Procedure

8.2.2.1 Selecting the Input Resistor

The input resistor limits the current that flows into the e-diode when it is forward biased. The threshold current $I_{\text{FI} \text{ H}}$ is 1mA typ. The recommended operating range for the forward current is 5mA to 20mA (e-diode ON). All the electrical specifications are ensured in this range. The resistor should be selected such that for typical operating conditions, I_F is 10mA. Following are the list of factors that will affect the exact value of this current:

- 1. Supply voltage V_{SUP} variation
- 2. Manufacturer's tolerance for the resistor and variation due to temperature
- e-diode forward voltage drop variation (at I_F=10mA, V_F= typ 1.7V, min 1.4V, max 2V, with a temperature coefficient < $0.9 \text{mV/}^{\circ}\text{C}$ and dynamic impedance < 1Ω)

See Figure 8-2 for the schematic using a single buffer and anode resistor combination to drive the input stage of the UCC23525. The input resistor can be selected using Equation 1. For best CMTI performance, connect Cathode to ground.




Figure 8-2. Driving the Input Stage of the UCC23525 with One Buffer and Anode Resistor

$$R_{EXT} = \frac{V_{SUP} - V_F}{I_F} - R_{OH_buf}$$
 (1)

Table 8-2 shows the range of values for R_{EXT} for Figure 8-2. The assumptions used in deriving the range for R_{EXT} are as follows:

- 1. Target forward current I_F is 5mA min, 10mA typ and 20mA max
- 2. e-diode forward voltage drop is 1.4V to 2.
- 3. V_{SUP} (buffer supply voltage) is 5V with ±5% tolerance
- 4. Manufacturer's tolerance for R_{EXT} is 1%
- 5. R_{OH} (buffer output impedance in output High state) is 13Ω min, 18Ω typ and 22Ω max

Table 8-2. R_{EXT} Values to Drive the Input Stage

	R _{EXT} Ω				
Configuration	Min	Тур	Max		
Single buffer and R _{EXT}	115	312	757		

8.2.2.2 Gate Driver Output Resistor

The external gate-driver resistors, $R_{G(ON)}$ and $R_{G(OFF)}$ are used to:

- 1. Limit ringing caused by parasitic inductances and capacitances
- Limit ringing caused by high voltage or high current switching dv/dt, di/dt, and body-diode reverse recovery
- Fine-tune gate drive strength, specifically peak sink and source current to optimize the switching loss

4. Reduce electromagnetic interference (EMI)

The output stage has a pull up with a peak source current of 5A. Use Equation 2 to estimate the peak source current as an example.

$$I_{OH} = \min \left[5A, \frac{V_{DD} - V_{GDF}}{(R_{OH} + R_{GON} + R_{GFET_{INT}})} \right]$$
 (2)

where

- R_{GON} is the external turnon resistance.
- R_{GFET_Int} is the power transistor internal gate resistance, found in the power transistor data sheet. Assume 0Ω for this example
- I_{OH} is the peak source current which is the minimum value between 5A, the gate-driver peak source current, and the calculated value based on the gate-drive loop resistance.
- V_{GDF} is the forward voltage drop for each of the diodes in series with R_{GON} and R_{GOFF}. The diode drop for this example is 0.7V.

In this example, the peak source current is approximately 1.15A as calculated in Equation 3.

$$I_{OH} = \min \left[5A, \frac{15}{2.5\Omega + 10\Omega + 0\Omega} \right] = 1.2A$$
 (3)

Similarly, use Equation 4 to calculate the peak sink current.

$$I_{OL} = \min \left[5A, \frac{V_{DD} - V_{GDF}}{R_{OL} + R_{GON} \left| R_{GOFF} + R_{GFET_{INT}} \right|} \right]$$

$$(4)$$

where

- R_{GOFF} is the external turnoff resistance.
- I_{OL} is the peak sink current which is the minimum value between 5A, the gate-driver peak sink current, and the calculated value based on the gate-drive loop resistance.

In this example, the peak sink current is the minimum of 5A and Equation 5.

$$I_{OL} = \min \left[5A, \frac{15 - 0.7}{0.7\Omega + 10\Omega \mid 10\Omega + 0\Omega} \right] = 2.51A$$
 (5)

The diodes shown in series with R_{GOFF} , in Figure 8-1 ensure the gate drive current flows through the intended path, respectively, during turn-on and turn-off. Note that the diode forward drop reduces the voltage level at the gate of the power switch. To achieve rail-to-rail gate voltage levels, add a resistor from the V_{OUT} pin to the power switch gate, with a resistance value approximately 20 times higher than R_{GOFF} . For the examples described in this section, a good choice is 100Ω to 200Ω .

Note

The estimated peak current is also influenced by PCB layout and load capacitance. Parasitic inductance in the gate-driver loop can slow down the peak gate-drive current and introduce overshoot and undershoot. Therefore, TI strongly recommends that the gate-driver loop should be minimized. Conversely, the peak source and sink current is dominated by loop parasitics when the input capacitance of the power transistor is very small (typically less than 1nF) because the rising and falling time is too small and close to the parasitic ringing period.

8.2.2.3 Estimate Gate-Driver Power Loss

The total loss, P_G , in the gate-driver subsystem includes the power losses (P_{GD}) of the UCC23525 device and the power losses in the peripheral circuitry, such as the external gate-drive resistor.

Copyright © 2025 Texas Instruments Incorporated

Submit Document Feedback



The P_{GD} value is the key power loss which determines the thermal safety-related limits of the UCC23525 device, and it can be estimated by calculating losses from several components.

The first component is the static power loss, P_{GDQ} , which includes power dissipated in the input stage (P_{GDQ_IN}) as well as the quiescent power dissipated in the output stage (P_{GDQ_OUT}) when operating with a certain switching frequency under no load. P_{GDQ_IN} is determined by I_F and V_F and is given by Equation 6. The P_{GDQ_OUT} parameter is measured on the bench with no load connected to V_{OUT} pin at a given V_{DD} , switching frequency, and ambient temperature. In this example, V_{DD} is 15V. The current on the power supply, with PWM switching at 10kHz, is measured to be I_{DD} = 1.33mA . Therefore, use Equation 7 to calculate P_{GDQ_OUT} .

$$P_{GDQ_{IN}} = \frac{1}{2} \times V_F \times I_F \tag{6}$$

$$P_{GDQ_{OUT}} = V_{DD} \times I_{DD}$$
 (7)

The total quiescent power (without any load capacitance) dissipated in the gate driver is given by the sum of Equation 6 and Equation 7 as shown in Equation 8.

$$P_{GDQ} = P_{GDQ_{IN}} + P_{GDQ_{OUT}} = 9mW + 20mW = 29mW$$
(8)

The second component is the switching operation loss, P_{GDSW} , with a given load capacitance which the driver charges and discharges the load during each switching cycle. Use Equation 9 to calculate the total dynamic loss from load switching, P_{GSW} .

$$P_{GSW} = V_{DD} \times Q_G \times f_{SW}$$
 (9)

where

Q_G is the gate charge of the power transistor at V_{DD}.

So, for this example application the total dynamic loss from load switching is approximately 18mW as calculated in Equation 10.

$$P_{GSW} = 15V \times 120nC \times 10kHz = 18mW$$
 (10)

 Q_G represents the total gate charge of the power transistor switching 520V at 50A, and is subject to change with different testing conditions. The UCC23525 gate-driver loss on the output stage, P_{GDO} , is part of P_{GSW} . P_{GDO} is equal to P_{GSW} if the external gate-driver resistance and power-transistor internal resistances are 0Ω , and all the gate driver-loss is dissipated inside the UCC23525. If an external turn-on and turn-off resistance exists, the total loss is distributed between the gate driver pull-up/down resistance, external gate resistance, and power-transistor internal resistance. Importantly, the pull-up/down resistance is a linear and fixed resistance if the source/sink current is not saturated to 5A/5A, however, it will be nonlinear if the source/sink current is saturated. Therefore, P_{GDO} is different in these two scenarios.

Case 1 - Linear Pull-Up/Down Resistor:

$$P_{GDO} = \frac{P_{GSW}}{2} \left[\frac{R_{OH}}{R_{OH} + R_{GON} + R_{GFET_{int}}} + \frac{R_{OL}}{R_{OL} + R_{GON} \left| R_{GOFF} + R_{GFET_{int}} \right|} \right]$$
(11)

In this design example, all the predicted source and sink currents are less than 5A and 5A, therefore, use Equation 11 to estimate the UCC23525 gate-driver loss.

$$P_{\text{GDO}} = \frac{18\text{mW}}{2} \left[\frac{2.5\Omega}{2.5\Omega + 10\Omega + 0\Omega} + \frac{0.7\Omega}{0.7\Omega + 10\Omega \mid 10\Omega + 0\Omega} \right]$$
(12)

Case 2 - Nonlinear Pull-Up/Down Resistor:

Copyright © 2025 Texas Instruments Incorporated Product Folder Links: *UCC23525*

$$P_{GDO} = f_{sw} \times \left[\int_{0}^{T_{R_{Sys}}} 5A \times (V_{DD} - V_{OUT}(t)) dt + \int_{0}^{T_{R_{Sys}}} 5A \times V_{OUT}(t) dt \right]$$
 (13)

where

V_{OUT(t)} is the gate-driver OUT pin voltage during the turnon and turnoff period. In cases where the output is saturated for some time, this value can be simplified as a constant-current source (5A at turnon and 5A at turnoff) charging or discharging a load capacitor. Then, the V_{OUT(t)} waveform will be linear and the T_{R_Sys} and T_{F_Sys} can be easily predicted.

For some scenarios, if only one of the pullup or pulldown circuits is saturated and another one is not, the P_{GDO} is a combination of case 1 and case 2, and the equations can be easily identified for the pullup and pulldown based on this discussion.

Use Equation 14 to calculate the total gate-driver loss dissipated in the UCC23525 gate driver, P_{GD}.

$$P_{GD} = P_{GDO} + P_{GDO} = 29 \text{mW} + 2.9 \text{mW} = 31.9 \text{mW}$$
 (14)

8.2.2.4 Estimating Junction Temperature

Use Equation 15 to estimate the junction temperature (T_J) of UCC23525.

$$T_{J} = T_{C} + \Psi_{JT} \times P_{GD}$$
 (15)

where

- T_C is the UCC23525 case-top temperature measured with a thermocouple or some other instrument.
- Ψ_{JT} is the junction-to-top characterization parameter from the table.

Using the junction-to-top characterization parameter (Ψ_{JT}) instead of the junction-to-case thermal resistance $(R_{\theta JC})$ can greatly improve the accuracy of the junction temperature estimation. The majority of the thermal energy of most ICs is released into the PCB through the package leads, whereas only a small percentage of the total energy is released through the top of the case (where thermocouple measurements are usually conducted). The $R_{\theta JC}$ resistance can only be used effectively when most of the thermal energy is released through the case, such as with metal packages or when a heat sink is applied to an IC package. In all other cases, use of $R_{\theta JC}$ will inaccurately estimate the true junction temperature. The Ψ_{JT} parameter is experimentally derived by assuming that the dominant energy leaving through the top of the IC will be similar in both the testing environment and the application environment. As long as the recommended layout guidelines are observed, junction temperature estimations can be made accurately to within a few degrees Celsius.

8.2.2.5 Selecting V_{DD} Capacitor

Bypass capacitors for V_{DD} is essential for achieving reliable performance. TI recommends choosing low-ESR and low-ESL, surface-mount, multi-layer ceramic capacitors (MLCC) with sufficient voltage ratings, temperature coefficients, and capacitance tolerances. A 50V, 10 μ F MLCC and a 50V, 0.22 μ F MLCC are selected for the C_{VDD} capacitor. If the bias power supply output is located a relatively long distance from the V_{CC} pin, a tantalum or electrolytic capacitor with a value greater than 10μ F should be used in parallel with C_{VDD} .

Note

DC bias on some MLCCs impacts the actual capacitance value. For example, a 25V, $1\mu F$ X7R capacitor is measured to be only 500nF when a DC bias of $15V_{DC}$ is applied.



8.3 Power Supply Recommendations

The recommended input supply voltage (V_{DD}) for the UCC23525 device is from 13V to 30V. The lower limit of the range of output bias-supply voltage (V_{DD}) is determined by the internal UVLO protection feature of the device. V_{DD} voltage should not fall below the UVLO threshold for normal operation, or else the gate-driver outputs can become clamped low. The higher limit of the V_{DD} range depends on the maximum gate voltage of the power device that is driven by the UCC23525 device, and should not exceed the recommended maximum V_{DD} of 30V. A local bypass capacitor should be placed between the VDD and VSS pins, with a value of 220nF to $10\mu F$ for device biasing. TI recommends placing an additional 100nF capacitor in parallel with the device biasing capacitor for high frequency filtering. Both capacitors should be positioned as close to the device as possible. Low-ESR, ceramic surface-mount capacitors are recommended.

If only a single, primary-side power supply is available in an application, isolated power can be generated for the secondary side with the help of a transformer driver such as Texas Instruments' SN6501 or SN6505A. For such applications, detailed power supply design and transformer selection recommendations are available in SN6501 Transformer Driver for Isolated Power Supplies data sheet and SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies data sheet.



8.4 Layout

8.4.1 Layout Guidelines

Designers must pay close attention to PCB layout to achieve optimum performance for the UCC23525. Some key guidelines are:


- · Component placement:
 - Low-ESR and low-ESL capacitors must be connected close to the device between the VDD and VSS pins
 to bypass noise and to support high peak currents when turning on the external power transistor.
 - To avoid large negative transients on the VSS pins connected to the switch node, the parasitic
 inductances between the source of the top transistor and the source of the bottom transistor must be
 minimized.
- Grounding considerations:
 - Limiting the high peak currents that charge and discharge the transistor gates to a minimal physical area is essential. This limitation decreases the loop inductance and minimizes noise on the gate terminals of the transistors. The gate driver must be placed as close as possible to the transistors.
- · High-voltage considerations:
 - To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the driver device. A PCB cutout or groove is recommended in order to prevent contamination that may compromise the isolation performance.
- · Thermal considerations:
 - A large amount of power may be dissipated by the UCC23525 if the driving voltage is high, the load is heavy, or the switching frequency is high. Proper PCB layout can help dissipate heat from the device to the PCB and minimize junction-to-board thermal impedance (θ_{JB}).
 - Increasing the PCB copper connecting to the VDD and VSS pins is recommended, with priority on maximizing the connection to VSS. However, the previously mentioned high-voltage PCB considerations must be maintained.
 - If the system has multiple layers, TI also recommends connecting the VDD and VSS pins to internal
 ground or power planes through multiple vias of adequate size. These vias should be located close to the
 IC pins to maximize thermal conductivity. However, keep in mind that no traces or coppers from different
 high voltage planes are overlapping.

Copyright © 2025 Texas Instruments Incorporated



8.4.2 Layout Example

Figure 8-3 shows a PCB layout example with the signals and key components labeled.



A. No PCB traces or copper are located between the primary and secondary side, which ensures isolation performance.

Figure 8-3. Layout Example

Figure 8-4 and Figure 8-5 show the top and bottom layer traces and copper.




Figure 8-4. Top-Layer Traces and Copper




Figure 8-5. Bottom-Layer Traces and Copper (Flipped)

Figure 8-6 shows the 3-D layout of the top view of the PCB.



Figure 8-6. 3-D PCB View

8.4.3 PCB Material

Use a standard FR-4 UL94V-0 printed circuit board. This PCB is preferred over cheaper alternatives because of lower dielectric losses at high frequencies, less moisture absorption, greater strength and stiffness, and the self-extinguishing flammability-characteristics.



9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Digital Isolator Design Guide
- Isolation Glossary
- SN6501 Transformer Driver for Isolated Power Supplies
- SN6505A Low-Noise 1-A Transformer Drivers for Isolated Power Supplies

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision A (April 2024) to Revision B (June 2025)

Page



INSTRUMENTS www.ti.com

Cł	hanges from Revision * (December 2023) to Revision A (April 2024)	Page
•	Changed from private to public Advance Information release	1



11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 30-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCC23525CDWYR	Active	Production	SOIC (DWY) 6	850 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	UC23525C

⁽¹⁾ Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE MATERIALS INFORMATION

www.ti.com 28-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC23525CDWYR	SOIC	DWY	6	850	330.0	16.4	12.15	5.0	3.9	16.0	16.0	Q1

PACKAGE MATERIALS INFORMATION


www.ti.com 28-Jun-2025



*All dimensions are nominal

Ì	Device	Package Type	Package Drawing	ckage Drawing Pins		Length (mm)	Width (mm)	Height (mm)	
ı	UCC23525CDWYR	SOIC	DWY	6	850	353.0	353.0	32.0	

SOIC




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.70 per side.



SOIC




NOTES: (continued)

- 5. Publication IPC-7351 may have alternate designs.
- 6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOIC



NOTES: (continued)

- Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 8. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated