



Support &




UCC12051-Q1 SNVSBY2A – JANUARY 2021 – REVISED JUNE 2021

UCC12051-Q1 High-Efficiency, Low-EMI, 5-kV_{RMS} Isolation DC/DC Converter

1 Features

- High-efficiency DC/DC converter with integrated transformer technology
- AEC-Q100 qualified with the following results:
 - Device temperature Grade 1: –40°C to 125°C ambient operating Temperature
- Functional Safety-Capable
 - Documentation available to aid functional safety system design
- Output power (typical): 500 mW
- Regulated 5 V or 3.3 V output with selectable 400 mV headroom voltage to power an LDO
- Input voltage: 4.5 V to 5.5 V
- Robust isolation barrier:
 - Isolation rating: 5 kV_{RMS}
 - Surge capability: 10 kV_{PK}
 - Working voltage: 1.2 kV_{RMS}
 - Minimum CMTI: 100 V/ns
- Short circuit recovery
- Thermal shutdown
- 16-pin wide-body SOIC package with > 8-mm creepage and clearance
- Safety-related certifications (planned):
 - 7071-V_{PK} reinforced isolation per DIN V VDE V 0884-11:2017-01
 - 5000-V_{RMS} isolation for 1 minute per UL 1577
 - UL certification per IEC 60950-1 and IEC 62368-1 end equipment standards
 - CQC approval per GB4943.1-2011



Simplified Application

2 Applications

- · On-board charger
- Battery management system
- Traction inverter
- DC/DC converter for HEV/EVs

3 Description

UCC12051-Q1 is an automotive qualified DC/DC power module with 5-kV_{RMS} isolation rating designed to provide efficient, isolated power to isolated circuits that require a bias supply with a well-regulated output voltage. The device integrates a transformer and DC/DC controller with a proprietary architecture to provide 500 mW (typical) of isolated power with low EMI.

The UCC12051-Q1 integrates protection features for increased system robustness. The device also has an enable pin, synchronization capability, and regulated 5-V or 3.3-V output options with headroom. The UCC12051-Q1 is a low-profile, miniaturized solution offered in a wide-body SOIC package with 2.65-mm height (typical).

Device Information⁽¹⁾

PART NUMBER	T NUMBER PACKAGE BODY SIZE (N	
UCC12051-Q1	DVE SOIC (16)	10.30 mm × 7.50 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.






Table of Contents

1 Features1	
2 Applications1	
3 Description1	
4 Revision History2	
5 Pin Configuration and Functions	
6 Specifications	
6.1 Absolute Maximum Ratings4	
6.2 ESD Ratings	
6.3 Recommended Operating Conditions4	
6.4 Thermal Information4	
6.5 Power Ratings5	
6.6 Insulation Specifications5	
6.7 Safety-Related Certifications	
6.8 Safety Limiting Values	
6.9 Electrical Characteristics7	
6.10 Switching Characteristics8	
6.11 Insulation Characteristics Curves9	
6.12 Typical Characteristics10	
7 Detailed Description14	
7.1 Overview	

7.2 Functional Block Diagram	. 14
7.3 Feature Description.	
7.4 Device Functional Modes	
8 Application and Implementation	
8.1 Application Information	
8.2 Typical Application	
9 Power Supply Recommendations	
10 Layout	.23
10.1 Layout Guidelines	. 23
10.2 Layout Example	. 24
11 Device and Documentation Support	
11.1 Device Support	
11.2 Documentation Support	
11.3 Receiving Notification of Documentation Updates.	
11.4 Support Resources	
11.5 Trademarks	
11.6 Electrostatic Discharge Caution	
11.7 Glossary	
12 Mechanical, Packaging, and Orderable	
Information	. 25

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Cł	nanges from Revision * (January 2021) to Revision A (June 2021)	Page
•	Changed status from "Advance Information" to "Production Data"	1



5 Pin Configuration and Functions




Figure 5-1. DVE Package 16-Pin SOIC Top View

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DECODIDION		
NAME	NO.		DESCRIPTION		
EN	1	I	Enable pin. Forcing EN low disables the device. Pull high to enable normal device functionality.		
GNDP	2	Р	Power ground return connection for VINP.		
GNDS	9	P	Connect to GNDS plane on printed circuit board. Do not use as only ground connection for VISO. Ensure pin 15 is connected to circuit ground.		
	16				
GNDS	15	Р	Secondary side ground return connection for VISO. Connect bypass capacitor from VISO to this pin.		
	6				
	7]	Pins internally connected together. No other electrical connection. Pins belong to primary- side voltage domain. Connect to GNDP on printed circuit board.		
NC	8				
NC	10				
	11 —	1 —	No internal connection. Pin belongs to isolated voltage domain. Connect to GNDS on printed circuit board.		
	12				
SYNC	4	I	Synchronous clock input pin. Provide a clock signal to synchronize multiple devices or connect to GNDP for standalone operation using the internal oscillator. If the SYNC pin is left open make sure to it separate it from any switching noise to avoid false clock coupling.		
SYNC_OK 5 O Active-low, open-drain diagnostic output. Pin is asserted LOW if there is r clock or one that is outside of the operating range of the is detected. In th external clock is ignored and the DC/DC converter is clocked by the intern pin is in high-impedance if a clock is applied on SYNC. SEL 12 V _{ISO} selection pin. V _{ISO} setpoint is 5.0 V when SEL is shorted to V _{ISO} , 5.4 connected to V _{ISO} through a 100-kΩ resistor, 3.3 V when SEL is shorted to V _{ISO} shorted to V _{ISO} through a 100-kΩ resistor.		Active-low, open-drain diagnostic output. Pin is asserted LOW if there is no external SYNC clock or one that is outside of the operating range of the is detected. In this state, the external clock is ignored and the DC/DC converter is clocked by the internal oscillator. The pin is in high-impedance if a clock is applied on SYNC.			
		V_{ISO} selection pin. V_{ISO} setpoint is 5.0 V when SEL is shorted to V_{ISO} , 5.4 V when SEL is connected to V_{ISO} through a 100-k Ω resistor, 3.3 V when SEL is shorted to GNDS, and 3.7 V when SEL is connected to GNDS through a 100-k Ω resistor. For more information see the Section 7.4 section.			
VINP	3	Р	Primary side input supply voltage pin. A 10- μ F ceramic capacitor to GNDP on pin 2, placed close to the device pins, is required.		
VISO	14	Р	Isolated supply voltage pin. A $10-\mu$ F ceramic capacitor to GNDS on pin 15, placed close to the device pins, is required. See Section 8.2.2.1 section.		

(1) P = Power, G = Ground, I = Input, O = Output



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VINP to GNDP	-0.3	6.0	V
EN, SYNC, SYNC_OK, to GNDP	-0.3	VINP + 0.3, ≤ 6.0	V
VISO to GNDS	-0.3	6.0	V
SEL to GNDS	-0.3	VISO + 0.3, ≤ 6.0	V
V_{ISO} output power at T _a = 25°C, P _{OUT_MAX} ⁽²⁾		675	mW
Operating junction temperature range, T _J	-40	150	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) See the VISO Load Recommended Operating Area section for maximum rated values across temperature and V_{INP} conditions for each different V_{ISO} output mode.

6.2 ESD Ratings

			VALUE	UNIT	
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	V		
V _(ESD)		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1000	v	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{INP}	Primary side supply voltage	4.5	5.0	5.5	V
V _{EN}	EN pin input voltage	0		5.5	V
V _{SYNC}	SYNC pin input voltage	0		5.5	V
V _{SYNC-OK}	SYNC_OK pen drain pin voltage	0		5.5	V
V _{ISO}	Isolated power supply voltage	0		5.7	V
V _{SEL}	Input voltage	0		5.7	V
f _{SYNC}	External DC/DC converter synchronization signal frequency	14.4	16.0	17.6	MHz
P _{VISO}	V_{ISO} output power at $T_a = 25^{\circ}C^{(1)}$			500	mW
T _a	Ambient temperature	-40		125	°C
Tj	Junction temperature	-40		150	°C

 See the VISO Load Recommended Operating Area section for maximum rated values across temperature and V_{INP} conditions for each different V_{ISO} output mode.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	DVE (SOIC)	UNIT
	16 PINS	
Junction-to-ambient thermal resistance	57.5	°C/W
Junction-to-case (top) thermal resistance	21.6	°C/W
Junction-to-board thermal resistance	33.8	°C/W
Junction-to-top characterization parameter	10.2	°C/W
Junction-to-board characterization parameter	33.7	°C/W
	Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter	Junction-to-ambient thermal resistance 57.5 Junction-to-case (top) thermal resistance 21.6 Junction-to-board thermal resistance 33.8 Junction-to-top characterization parameter 10.2



6.4 Thermal Information (continued)

THERMAL METRIC ⁽¹⁾		UCC12051-Q1	
		DVE (SOIC) UN	
		16 PINS	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	_	°C/W

(1) The value of $R_{\theta JA}$ given in this table is only valid for comparison with other packages and can not be used for design purposes. This value was calculated in accordance with JESD 51-7, and simulated on a 4-layer JEDEC board when P_{DP} = 129 mW, P_{DS} = 142 mW and P_{DT} = 129 mW. The board temperature is taken from Pin 12. For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report.

6.5 Power Ratings

PARAMETER		TEST CONDITIONS	VALUE	UNIT
PD	Power dissipation		460	mW
P _{DP}	Power dissipation by driver side (primary)	SEL connected to GNDS (3.3-V V_{ISO} output mode), $I_{ISO} =$	148	mW
P _{DS}	Power dissipation by rectifier side (secondary)	135 mA	164	mW
P _{DT}	Power dissipation by transformer		148	mW

6.6 Insulation Specifications

	PARAMETER	TEST CONDITIONS	VALUE	UNIT
GENERA	L	- I		
CLR	External clearance ⁽¹⁾	Shortest terminal-to-terminal distance through air	> 8	mm
CPG	External creepage ⁽¹⁾	Shortest terminal-to-terminal distance across the package surface	> 8	mm
DTI	Distance through the insulation	Minimum internal gap (internal clearance)	> 120	μm
СТІ	Comparative tracking index	DIN EN 60112 (VDE 0303-11); IEC 60112	> 600	V
	Material group	According to IEC 60664-1	I	
		Rated mains voltage ≤ 300 V _{RMS}	I-IV	
	Overvoltage Category	Rated mains voltage ≤ 600 V _{RMS}	I-IV	
		Rated mains voltage ≤ 1000 V _{RMS}	1-111	
DIN V VD	E V 0884-11:2017-01 ⁽²⁾ (Planned Certification T	argets)		ł
VIORM	Maximum repetitive peak isolation voltage	AC voltage (bipolar)	1697	V _{PK}
V _{IOWM} Max	Maximum working isolation voltage	AC voltage (sine wave) Time dependent dielectric breakdown (TDDB) test	1200	V _{RMS}
		DC voltage	1697	V _{DC}
VIOTM	Maximum transient isolation voltage	$ \begin{array}{l} V_{\text{TEST}} = V_{\text{IOTM}}, t = 60s (\text{qualification}); \\ V_{\text{TEST}} = 1.2 \times V_{\text{IOTM}}, t = 1s (100\% \text{production}) \end{array} $	7071	V _{PK}
V _{IOSM}	Maximum surge isolation voltage ⁽³⁾	Test method per IEC 62368-1, 1.2/50 μ s waveform, V _{TEST} = 1.6 × V _{IOSM} = 10000 V _{PK} (qualification)	6250	V _{PK}
			≤ 5	
q _{pd}	Apparent charge ⁽⁴⁾		≤ 5	рС
		Method b1: At routine test (100% production) and preconditioning (type test) $V_{ini} = 1.2 \times V_{IOTM}, t_{ini} = 1 s;$ $V_{pd(m)} = 1.875 \times V_{IORM} = 2651 V_{PK}, t_m = 1 s$	≤ 5	
C _{IO}	Barrier capacitance, input to output ⁽⁵⁾	V _{IO} = 0.4 sin (2πft), f = 1 MHz	~3.5	pF
		V _{IO} = 500 V, T _A = 25°C	> 10 ¹²	
R _{IO}	Isolation resistance, input to output ⁽⁵⁾	$V_{IO} = 500 \text{ V}, 100^{\circ}\text{C} \le T_{A} \le 125^{\circ}\text{C}$	> 10 ¹¹	Ω
		V _{IO} = 500 V at T _S = 150°C	> 10 ⁹	
	Pollution degree		2	
	Climatic category		40/125/21	



6.6 Insulation Specifications (continued)

PARAMETER		TEST CONDITIONS	VALUE	UNIT
UL 1577 (P	lanned Certification Target)			
V _{ISO}		$ V_{\text{TEST}} = V_{\text{ISO}} = 5000 V_{\text{RMS}}, t = 60 \text{ s (qualification); } V_{\text{TEST}} = 1.2 \times V_{\text{ISO}} = 6000 V_{\text{RMS}}, t = 1 \text{ s (100\% production)} $	5000	V _{RMS}

(1) Creepage and clearance requirements should be applied according to the specific equipment isolation standards of an application. Care should be taken to maintain the creepage and clearance distance of a board design to ensure that the mounting pads of the isolator on the printed-circuit board do not reduce this distance. Creepage and clearance on a printed-circuit board become equal in certain cases. Techniques such as inserting grooves and/or ribs on a printed circuit board are used to help increase these specifications.

- (2) This coupler is suitable for *safe electrical insulation* only within the maximum operating ratings. Compliance with the safety ratings shall be ensured by means of suitable protective circuits.
- (3) Testing is carried out in air or oil to determine the intrinsic surge immunity of the isolation barrier.
- (4) Apparent charge is electrical discharge caused by a partial discharge (pd).
- (5) All pins on each side of the barrier tied together creating a two-terminal device

6.7 Safety-Related Certifications

VDE	UL	UL	CQC
Plan to certify according to DIN V VDE V 0884-11:2017- 01	Plan to certify according to IEC 60950-1 and IEC 62368-1	Plan to certify under UL 1577 Component Recognition Program	Plan to certify according to GB4943.1-2011
Reinforced insulation Maximum transient isolation voltage, 7071 V _{PK} ; Maximum repetitive peak isolation voltage, 1697 V _{PK} ; Maximum surge isolation voltage, 6250 VPK	Reinforced insulation per UL 60950-1-07+A1+A2, IEC 60950-1 2nd Ed.+A1+A2, UL 62368-1-14 and IEC 62368-1 2nd Ed., 800 V_{RMS} maximum working voltage (pollution degree 2, material group I)	Single protection, 5000 V _{RMS}	Reinforced insulation, Altitude ≤ 5000 m, Tropical Climate, 700 V _{RMS} maximum working voltage
Certificate number: (planned)	Master contract number: (planned)	File number: (planned)	Certificate number: (planned)

6.8 Safety Limiting Values

Safety limiting intends to minimize potential damage to the isolation barrier upon failure of input or output circuitry.

PARAMETER		TEST CONDITIONS	MAX	UNIT	
I _S Safety input current ⁽¹⁾		$R_{\theta JA} = 57.5^{\circ}C/W, V_{I} = 5.5 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$	395	m۸	
IS		$R_{\theta JA} = 57.5^{\circ}C/W, V_{I} = 4.5 V, T_{J} = 150^{\circ}C, T_{A} = 25^{\circ}C$	483	mA	
Ps	Safety input power	R _{8JA} = 57.5°C/W, T _J = 150°C, T _A = 25°C	2174	mW	
Τ _S	Safety temperature ⁽¹⁾		150	°C	

(1) The maximum safety temperature, T_S , has the same value as the maximum junction temperature, T_J , specified for the device. The I_S and P_S parameters represent the safety current and safety power respectively. The maximum limits of I_S and P_S should not be exceeded. These limits vary with the ambient temperature, T_A . The junction-to-air thermal resistance, $R_{\theta JA}$, in the Thermal Information table is that of a device installed on a high-K test board for leaded surface-mount packages. Use these equations to calculate the value for each parameter: $T_J = T_A + R_{\theta JA} \times P$, where P is the power dissipated in the device. $T_{J(max)} = T_S = T_A + R_{\theta JA} \times P_S$, where $T_{J(max)}$ is the maximum allowed junction temperature. $P_S = I_S \times V_I$, where V_I is the maximum input voltage.



6.9 Electrical Characteristics

Over operating temperature range ($T_J = -40^{\circ}$ C to 150°C), $V_{INP} = 4.5$ V to 5.5V, $C_{INP} = C_{OUT} = 10 \,\mu$ F, internal clock mode, unless otherwise noted. All typical values at $T_A = 25^{\circ}$ C and $V_{INP} = 5.0$ V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPL	LY				I	
I _{VINQ}	VINP quiescent current, disabled	EN=LOW			100	uA
		EN=HI; SEL shorted to VISO (5.0V output)		52	80	mA
		EN=HI; SEL 100kΩ to VISO (5.4V output)		48	70	
I _{VINO}	VINP operating current, no load	EN=HI; SEL shorted to GNDS (3.3V output)		96	140	
		EN=HI; SEL 100kΩ to GNDS (3.7V output)		82	120	
I _{VIN_SC}	DC current from VINP supplyunder short circuit on VISO	VISO short to GNDS	I to VISO (5.0V output) 5 to VISO (5.4V output) 4 I to GNDS (3.3V output) 9 to GNDS (3.7V output) 8 S 24 4.2 3.5 3.5 3.7 0. 0.8 0.00 0.00 0.1 0.00 0.1 0.1 0.5 4.8 (5.4 V output); I _{ISO} = 55 4.8 (5.4 V output); I _{ISO} = 45 5.18 0S (3.3V output); I _{ISO} = 90 3.55 3.5 (3.7 V output); I _{ISO} = 90 3.55 3.5 (3.7 V output); I _{ISO} = 90 5 CLOAD = 10 uF 0.1 uF, (5.4V output); I _{ISO} = 90 5 CLOAD = 10 uF 0.1 uF, (5.4V output); I _{ISO} = 90 5 CLOAD = 10 uF 0.1 uF, (5.4V output); I _{ISO} = 90 5 CLOAD = 10 uF 0.1 uF, (5.4V output); I _{ISO} = 55 5 0.5 (3.3V output); I _{ISO} = 55 5 0.5.5 V 5.5 V			mA
V _{UVPR}	VINP under-voltage lockout rising threshold			4.25	4.45	V
V _{UVPF}	VINP under-voltage lockout falling threshold		3.5	3.75		V
V _{UVPH}	VINP under-voltage lockout hysteresis			0.5		V
EN, SYNC INF	PUT PINS					
V _{IR}	Input voltage threshold, logic HIGH	Rising edge			2.2	V
V _{IF}	Input voltage threshold, logic LOW	Falling edge	0.8			V
I _{EN}	Enable Pin Input Current	V _{EN} = 5.0 V		5	10	uA
I _{SYNC}	SYNC Pin Input Current	$V_{SYNC} = 5.0 V$		0.02	1	uA
SYNC_OK PII	N					
V _{OL}	SYNC_OK output low voltage	I _{SYNC_OK} = - 2 mA		0.15		V
I _{LKG_SYNC_OK}	SYNC_OK pin leakage current	$V_{SYNC_OK} = 5.0 V$			1	uA
DC/DC CONV	/ERTER					
		SEL shorted to VISO (5.0V output); $\rm I_{ISO}$ = 55 mA $^{(3)}$	4.8	5	5.2	V
V _{ISO}	Isolated supply output voltage	SEL 100k Ω to VISO (5.4 V output); I $_{\rm ISO}$ = 45 mA $^{(3)}$	5.18	5.4	5.62	V
VISO	isolated supply output voltage	SEL shorted to GNDS (3.3V output); I_{ISO} = 100 mA ⁽³⁾	3.17	3.3	3.43	V
		SEL 100k Ω to GNDS (3.7 V output); I $_{ISO}$ = 90 mA $^{(3)}$	3.55	3.7	3.85	V
		20-MHz bandwidth, CLOAD = 10 uF 0.1 uF, SEL shorted to VISO (5.0V output); I_{ISO} = 100 mA		50		mV
N.	Voltage ripple on isolated supply	20-MHz bandwidth, CLOAD = 10 uF 0.1 uF, SEL 100k Ω to VISO (5.4V output); I _{ISO} = 90 mA		50		mV
V _{ISO(RIP)}	output (pk-pk) ⁽¹⁾	20-MHz bandwidth, CLOAD = 10 uF 0.1 uF, SEL shorted to GNDS (3.3V output); I _{ISO} = 145 mA	50			mV
		20-MHz bandwidth, CLOAD = 10 uF 0.1 uF, SEL shorted to GNDS (3.7V output); I_{ISO} = 130 mA		50		mV
Vientur	V _{ISO} DC line regulation	SEL shorted to VISO (5.0 V output); I_{ISO} = 55 mA, VINP = 4.5 V to 5.5 V			1%	
V _{ISO(LINE)}		SEL shorted to GNDS (3.3 V output); I _{ISO} = 100 mA, VINP = 4.5 V to 5.5 V			1%	



6.9 Electrical Characteristics (continued)

Over operating temperature range ($T_J = -40^{\circ}$ C to 150°C), $V_{INP} = 4.5$ V to 5.5V, $C_{INP} = C_{OUT} = 10 \mu$ F, internal clock mode, unless otherwise noted. All typical values at $T_A = 25^{\circ}$ C and $V_{INP} = 5.0$ V.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
Maaaaa	V _{ISO} DC load regulation	SEL shorted to VISO (5.0 V output); I _{ISO} = 0 to 100 mA	1.5%		
V _{ISO(LOAD)}	VISO DE load regulation	SEL shorted to GNDS (3.3 V output); I _{ISO} = 0 to 145 mA	1.5%		
EFF		SEL shorted to VISO (5.0 V output); I _{ISO} = 100 mA	60%		
	Efficiency at maximum	SEL 100k Ω to VISO (5.4V output); I _{ISO} = 90 mA	60%		
	recommended load ⁽²⁾	SEL shorted to GNDS (3.3V output); I _{ISO} = 145 mA	50%		
		SEL 100k Ω to GNDS (3.7V output); I _{ISO} = 130 mA	53%		
t _{RISE}	VISO rise time, 10% - 90%	EN = change from LO to HI, SEL shorted to VISO (5.0V output); $I_{ISO} = 1 \text{ mA}$	750	1000	μs
	VISO IIse time, 10% - 90%	EN = change from LO to HI, SEL 100k Ω to GNDS (3.3V output); I _{ISO} = 1 mA	300	500	μs
THERMAL SH	UTDOWN				
TSD _{THR}	Thermal shutdown threshold ⁽¹⁾	Junction Temperature, Rising	165		°C
TSD _{HYST}	Thermal shutdown hysteresis ⁽¹⁾	Junction Temperature, Falling	27		°C

(1) Not tested in production. Ensured by characterization.

(2) Efficiency calculation: EFF = $(V_{ISO} \times I_{ISO}) / (V_{INP} \times I_{INP})$

(3) See the VISO Load Recommended Oeprating Area section for discussion of V_{ISO} regulation across load and temperature conditions for all output voltage settings.

6.10 Switching Characteristics


Over operating temperature range ($T_J = -40^{\circ}$ C to 150°C), $V_{INP} = 4.5$ V to 5.5V, $C_{INP} = C_{OUT} = 10 \,\mu$ F, internal clock mode, unless otherwise noted. All typical values at $T_A = 25^{\circ}$ C and $V_{INP} = 5.0$ V.


	PARAMETER	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
f _{SW_INT}	DC/DC Converter Clock	Internal clock mode		8		MHz
СМТІ	Static common-mode transient immunity ⁽¹⁾	Slew Rate of GNDP versus GNDS, V_{CM} = 1000 V	100			V/ns

(1) Not tested in production. Ensured by characterization.




6.11 Insulation Characteristics Curves








6.12 Typical Characteristics






6.12 Typical Characteristics (continued)



11




6.12 Typical Characteristics (continued)





6.12 Typical Characteristics (continued)





7 Detailed Description

7.1 Overview

The UCC12051-Q1 device integrates a high-efficiency, low-emissions isolated DC/DC converter. This approach provides typically 500 mW of clean, steady power across a 5000-V_{RMS} isolation barrier.


The integrated DC/DC converter uses switched mode operation and proprietary circuit techniques to reduce power losses and boost efficiency. Specialized control mechanisms, clocking schemes, and the use of an on-chip transformer provide high efficiency and low radiated emissions.

The VINP supply is provided to the primary power controller that switches the power stage connected to the integrated transformer. Power is transferred to the secondary side, rectified, and regulated to a level set by the SEL pin condition.

A fast feedback control loop monitors VISO and the output load, and ensures low overshoots and undershoots during load transients. Undervoltage lockout (UVLO) with hysteresis is integrated on the VINP supply, which ensures robust system performance under noisy conditions.

UCC12051-Q1 is suitable for applications that have limited board space and require more integration. These devices are also suitable for very-high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

7.2 Functional Block Diagram



7.3 Feature Description

7.3.1 Enable and Disable

Forcing EN low disables the device, which greatly reduces the VINP power consumption. Pull the EN pin high to enable normal device functionality. The EN pin has a weak internal pull-down resistor, so the device floats to the disable state if the pin is left open.

7.3.2 UVLO, Power-Up, and Power-Down Behavior

The UCC12051-Q1 has an undervoltage lockout (UVLO) on the VINP power supply. Upon power-up, while the VINP voltage is below the threshold voltage V_{UVPR} , the primary side transformer driver is disabled, and VISO output is off. The output powers up once the threshold is met. Likewise, if VINP falls below V_{UVPF} , the converter is disabled and there is no output at VISO. Both UVLO threshold voltages have hysteresis to avoid chattering.



7.3.3 VISO Load Recommended Operating Area

Figure 7-1 depicts the device V_{ISO} regulation behavior across the output load range, including when the output is overloaded. For proper device operation, ensure that the device VISO output load does not exceed the maximum output current (I_{OUT_MAX}). The value for I_{OUT_MAX} over different temperature and V_{INP} conditions are shown from Maximum V_{ISO} Output Current vs. Temperature to Maximum V_{ISO} Output Current vs. Temperature. The following protection mechanisms will be engaged if the UCC12051-Q1 is loaded beyond the recommended operating area:

- 1. The device limits the maximum output power. If a load exceeding I_{OUT_MAX} is applied, V_{ISO} drops accordingly to meet the maximum power limit.
- If V_{ISO} drops below nominal 3.8 V while operating in the constant power limit region, the over-power fold-back feature will switch the power converter from active rectification to passive rectification, and the built-in recovery hysteresis will ensure the UCC12051-Q1 recovers at a lower output power. The device returns to active rectification when load drops and V_{ISO} increases above nominal 4.3 V.
- 3. The device triggers a soft-start reset if V_{ISO} drops below the nominal 1.8-V threshold. This reset is designed to protect the device during V_{ISO} short-circuit conditions.
- 4. Thermal shutdown protection disables the converter if the device is operated in any of the above regions long enough to raise the silicon junction temperature above the thermal shutdown threshold. See the Section 7.3.4 section for more details on this device feature.




Figure 7-1. V_{ISO} Load Recommended Operating Area Description

7.3.4 Thermal Shutdown

Thermal protection is also integrated to help prevent the device from getting damaged during overload and shortcircuit conditions on the isolated output. Under these conditions, the device temperature starts to increase. When the silicon junction temperature T_j sensed at the primary side die goes above the threshold TSD_{THR}(typical 165°C), thermal shutdown activates and the primary controller turns off which removes the energy supplied to the V_{ISO} load, which causes the device to cool off. When the junction temperature drops approximately 27°C (TSD_{HYST}) from the shutdown point, the device starts to function normally. If an overload or output shortcircuit condition prevails, this protection cycle is repeated. Make sure the design prevents the device junction temperatures from reaching such high values.

7.3.5 External Clocking and Synchronization

The UCC12051-Q1 has an internal oscillator trimmed to drive the transformer at 8.0 MHz. An external clock may be applied at the SYNC pin to override the internal oscillator. This external clock will be divided by 2, so the target range for the external clock signal at SYNC is 16 MHz ±10%. When a valid external clock signal is detected, the internal spread spectrum modulation (SSM) algorithm is disabled. This allows an external clock signal with a unique SSM to be applied. The depth and frequency of SSM is a tradeoff verses low frequency modulated VISO voltage ripple. The SYNC_OK pin is asserted LOW if there is no external SYNC clock or one



that is outside of the operating range of the device is detected. In this state, the external clock is ignored and the DC/DC converter is clocked by the internal oscillator. The pin is in high-impedance if a valid clock is applied on SYNC.

7.3.6 V_{ISO} Output Voltage Selection

The SEL pin is monitored during power-up — within the first 1 ms after applying VINP above the UVLO rising threshold or enabling via the EN pin — to detect the desired regulation voltage for the VISO output. Note that after this initial monitoring, the SEL pin no longer affects the VISO output level. In order to change the output mode selection, either the EN pin must be toggled or the VINP power supply must be cycled off and back on. Section6.4 provides more details on the SEL pin functionality.

7.3.7 Electromagnetic Compatibility (EMC) Considerations

UCC12051-Q1 devices use spread spectrum modulation algorithm for the internal oscillator and advanced internal layout scheme to minimize radiated emissions at the system level.

Many applications in harsh environment are sensitive to disturbances such as electrostatic discharge (ESD), electrical fast transient (EFT), surge and electromagnetic emissions. These electromagnetic disturbances are regulated by international standards such as CISPR 25. Although system-level performance and reliability depends, to a large extent, on the application board design and layout, the device incorporates many chip-level design improvements for overall system robustness.

7.4 Device Functional Modes

Table 7-1 lists the supply functional modes for this device.

INP	UTS	Isolated Supply Output Voltage (V) Setpoint				
EN	SEL	Isolated Supply Output Voltage (V _{ISO}) Setpoint				
HIGH	Shorted to VISO	5.0 V				
HIGH	100 kΩ to VISO	5.4 V				
HIGH	Shorted to GNDS	3.3 V				
HIGH	100 kΩ to GNDS	3.7 V				
HIGH	OPEN ⁽¹⁾	UNSUPPORTED				
LOW	X	0 V				

Table 7-1. Device Functional Modes

(1) The SEL pin has an internal weak pull-down resistance to ground, but leaving this pin open is not recommended.



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The UCC12051-Q1 device is suitable for applications that have limited board space and desire more integration. This device is also suitable for very high voltage applications, where power transformers meeting the required isolation specifications are bulky and expensive.

8.2 Typical Application

Figure 8-1 shows the typical application schematic for the UCC12051-Q1 device supplying an isolated load.




Figure 8-1. Typical Application

8.2.1 Design Requirements

To design using UCC12051-Q1, a few simple design considerations must be evaluated. Table 8-1 shows some recommended values for a typical application. See Power Supply Recommendations and Layout sections to review other key design considerations for the UCC12051-Q1.

PARAMETER	RECOMMENDED VALUE						
Input supply voltage, V _{INP}	4.5 V to 5.5 V						
Decoupling capacitance between V _{INP} and GNDP	10 µF, 16 V, ± 10%, X7R						
Decoupling capacitance between V _{ISO} and GNDS ⁽¹⁾	10 µF, 16 V, ± 10%, X7R						
Optional additional capacitance on VISO or VINP to reduce high-frequency ripple	0.1 μF, 50 V, ± 10%, X7R						
Pull-up resistor from SYNC_OK to V _{INP} , R _{PU}	100 κΩ						
Pull-up resistor from SEL to V_{ISO} for 5.0-V output voltage mode, R_{SEL}	0 Ω						
Pull-up resistor from SEL to V_{ISO} for 5.4-V output voltage mode, R_{SEL}	100 kΩ						
Optional SYNC signal impedance-matching resistor, R _{SYNC}	$\begin{tabular}{ c c c c c c c c c c c c c c c c c c c$						
External clock signal applied on SYNC	16 MHz						

Table	8-1.	Design	Parameters
-------	------	--------	------------

(1) See VISO Output Capacitor Selection section.



8.2.2 Detailed Design Procedure


Place ceramic decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitor(s) between pin 3 (VINP) and pin 2 (GNDP). For the isolated output supply, place the capacitor(s) between pin 14 (VISO) and pin 15 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits. The recommended capacitor value is 10 μ F. Ensure the capacitor dielectric material is compatible with the target application temperature.

8.2.2.1 VISO Output Capacitor Selection

The UCC12051-Q1 is optimized to run with an effective output capacitance of 5 μ F to 20 μ F. A ceramic capacitor is recommended. Ceramic capacitors have DC-Bias and temperature derating effects, which both have influence the final effective capacitance. Choose the right capacitor carefully in combination with considering its package size, dielectric and voltage rating. It is good design practice to include one 0.1- μ F capacitor close to the device for high-frequency noise reduction.




8.2.3 Application Curves













UCC12051-Q1 SNVSBY2A – JANUARY 2021 – REVISED JUNE 2021



UCC12051-Q1 SNVSBY2A – JANUARY 2021 – REVISED JUNE 2021







9 Power Supply Recommendations

The recommended input supply voltage (VINP) for the UCC12051-Q1 is between 4.5 V and 5.5 V. To help ensure reliable operation, adequate decoupling capacitors must be located as close to supply pins as possible. Place local bypass capacitors between the VINP and GNDP pins at the input, and between VISO and GNDS at the isolated output supply. Low ESR, ceramic surface mount capacitors are recommended. It is further suggested that one place two such capacitors: one with a value of 10 μ F for supply bypassing, and an additional 100-nF capacitor in parallel for high frequency filtering. The input supply must have an appropriate current rating to support output load required by the end application.

10 Layout

10.1 Layout Guidelines

The UCC12051-Q1 integrated isolated power solution simplifies system design and reduces board area usage. Proper PCB layout is important in order to achieve optimum performance. Here is a list of recommendations:

- Place decoupling capacitors as close as possible to the device pins. For the input supply, place the capacitor(s) between pin 3 (VINP) and pin 2 (GNDP). For the isolated output supply, place the capacitor(s) between pin 14 (VISO) and pin 15 (GNDS). This location is of particular importance to the input decoupling capacitor, because this capacitor supplies the transient current associated with the fast switching waveforms of the power drive circuits.
- 2. Because the device does not have a thermal pad for heat-sinking, the device dissipates heat through the respective GND pins. Ensure that enough copper (preferably a connection to the ground plane) is present on all GNDP and GNDS pins for best heat-sinking.
- 3. If space and layer count allow, it is also recommended to connect the VINP, GNDP, VISO and GNDS pins to internal ground or power planes through multiple vias of adequate size. Alternatively, make traces for these nets as wide as possible to minimize losses.
- 4. TI also recommends grounding the no-connect pins (NC) to their respective ground planes. For pins 6, 7, and 8, connect to GNDP. For pins 10, 11, and 12, connect to GNDS. This will allow more continuous ground planes and larger thermal mass for heat-sinking.
- 5. A minimum of four layers is recommended to accomplish a low-EMI PCB design. Inner layers can be spaced closer than outer layers and used to create a high-frequency bypass capacitor between GNDP and GNDS to reduce radiated emissions. Ensure proper spacing, both inter-layer and layer-to-layer, is implemented to avoid reducing isolation capabilities. These spacings will vary based on the printed circuit board construction parameters, such as dielectric material and thickness.
- 6. Pay close attention to the spacing between primary ground plane (GNDP) and secondary ground plane (GNDS) on the PCB outer layers. The effective creepage and or clearance of the system will be reduced if the two ground planes have a lower spacing than that of the device package.
- 7. To ensure isolation performance between the primary and secondary side, avoid placing any PCB traces or copper below the UCC12051-Q1 device on the outer copper layers.



10.2 Layout Example




Figure 10-1. Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 Development Support

For development support, refer to:

· Isolated 5-V bias supply for automotive CISPR 25, class 5 emissions, reference design

11.2 Documentation Support

11.2.1 Related Documentation

For related documentation see the following:

- UCC12050 Evaluation Module User Guide
- Isolation Glossary

11.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

11.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

11.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

11.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
UCC12051QDVERQ1	Active	Production	SO-MOD (DVE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC12051Q1
UCC12051QDVERQ1.A	Active	Production	SO-MOD (DVE) 16	2000 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	UCC12051Q1
UCC12051QDVERQ1.B	Active	Production	SO-MOD (DVE) 16	2000 LARGE T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

Texas Instruments

www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal	
-----------------------------	--

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UCC12051QDVERQ1	SO-MOD	DVE	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

1-Jul-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UCC12051QDVERQ1	SO-MOD	DVE	16	2000	350.0	350.0	43.0


DVE0016A



PACKAGE OUTLINE

SO-MOD - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing
- Per ASME Y14.5M.
 This drawing is subject to change without notice.
 This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm, per side.
- 5. Reference JEDEC registration MS-013.




DVE0016A

EXAMPLE BOARD LAYOUT

SO-MOD - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DVE0016A

EXAMPLE STENCIL DESIGN

SO-MOD - 2.65 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated