

www.ti.com

SLUS177B-MARCH 1999-REVISED SEPTEMBER 2008

DUAL CHANNEL POWER DRIVER

FEATURES

- Two Independent Drivers
- 1.5 A Totem Pole Outputs
- Inverting and Non-Inverting Inputs
- 40 ns Rise and Fall Into 1000 pF
- High-Speed, Power MOSFET Compatible
- Low Cross-Conduction Current Spike

- Analog Shutdown With Optional Latch
- Low Quiescent Current
- 5 V to 40 V Operation
- Thermal Shutdown Protection
- 16-Pin Dual-In-Line Package
- 20-Pin PLCC and CLCC Package

DESCRIPTION

The UC1707 family of power drivers is made with a high-speed Schottky process to interface between low-level control functions and high-power switching devices–particularly power MOSFETs. These devices contain two independent channels, each of which can be activated by either a high or low input logic level signal. Each output can source or sink up to 1.5 A as long as power dissipation limits are not exceeded.

Although each output can be activated independently with its own inputs, it can be forced low in common through the action either of a digital high signal at the Shutdown terminal or a differential low-level analog signal. The Shutdown command from either source can either be latching or not, depending on the status of the Latch Disable pin.

Supply voltage for both V_{IN} and V_C can independently range from 5 V to 40 V.

These devices are available in two-watt plastic "bat-wing" DIP for operation over a 0°C to 70°C temperature range and, with reduced power, in a hermetically sealed cerdip for –55°C to +125°C operation. Also available in surface mount DW, Q, L packages.

	· · · ·	
INV.	N.I.	OUT
Н	Н	L
L	Н	Н
Н	L	L
L	L	L

TRUTH TABLE (Each Channel)⁽¹⁾

(1) $\underline{OUT} = \overline{INV}$ and N.I. $\overline{OUT} = INV$ or N.I.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SLUS177B-MARCH 1999-REVISED SEPTEMBER 2008



www.ti.com

BLOCK DIAGRAM



CONNECTION DIAGRAMS







www.ti.com

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT			
V _{IN}	Supply voltage	N/J package		40	V			
V _C	Collector supply voltage	N/J package		40	V			
	Output current (each output, source or sink) steady-state	N/J package		±500	mA			
	Dook transient	N package		Δ				
	reak liansient	J package		±1.0	A			
	Conscitive discharge energy	N package		20				
	Capacitive discharge energy	J package		15	5 10			
	Digital inputs ⁽¹⁾	N/J-package		5.5	V			
	Analog stop inputs	N/J package		V _{IN}				
	Power dissinction at $T_{-} = 25^{\circ}C_{-}$	N package	2		\\/			
	Power dissipation at $T_A = 25$ C	J package		1	vv			
	Power discinction at T (leads/sees) $-25^{\circ}C^{(1)}$	N package		5	\\/			
	Power dissipation at T (leads/case) = 25 C^{+7}	J package		2	vv			
	Operating temperature range	-55	+125	°C				
	Storage temperature range	-65	+150	°C				
	Lead temperature (soldering, 10 seconds)			300	°C			

(1) All voltages are with respect to the four ground pins which must be connected together. All currents are positive into, negative out of the specified terminal. Digital drive can exceed 5.5 V if input current is limited to 10 mA. Consult packaging section of databook for thermal limitations and considerations of package.

ELECTRICAL CHARACTERISTICS

Unless otherwise stated, these specifications apply for $T_A = -55^{\circ}C$ to $+125^{\circ}C$ for the UC1707, $-25^{\circ}C$ to $+85^{\circ}C$ for the UC2707, and 0°C to $+70^{\circ}C$ for the UC3707; $V_{IN} = V_C = 20$ V. $T_A = T_J$.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V _{IN}	Supply current	V _{IN} = 40 V		12	15	mA	
V _C	Supply current	$V_{\rm C}$ = 40 V, outputs low		5.2	7.5	mA	
V _C	Leakage current	V _{IN} = 0, V _C - 30 V, no load		0.05	0.1	mA	
	Digital input low level				0.8	V	
	Digital input high level		2.2			V	
	Input current	V _I = 0		-0.06	-1.0	mA	
	Input leakage	V _I = 5 V		0.05	0.1	mA	
., .,	Outrast birth and	I _O = -50 mA			2.0		
$v_{\rm C} - v_{\rm O}$	Output high sat.	I _O = -500 mA	= -500 mA				
V	Output law ant	I _O = -50 mA			0.4	N/	
vo	Output low sat.	I _O = -500 mA			2.5	V	
	Analog threshold	V _{CM} = 0 to 15 V	100	130	160	mV	
	Input bias current	V _{CM} = 0		-10	-20	μΑ	
	Thermal shutdown			155		°C	
	Shutdown threshold	Pin 7 input	0.4	1.0	2.2	V	
	Latch disable threshold	Pin 3 input	0.8	1.2	2.2	V	



www.ti.com

TYPICAL SWITCHING CHARACTERISTICS

 V_{IN} = V_{C} = 20 V, T_{A} = 25°C. Delays measured to 10% output change.

PARAMETER	TEST CONDITIONS	OUTI	PUT CL =		UNIT
From Inv. Input to Output		open	1.0	2.2	nF
Rise time delay		40	50	60	ns
10% to 90% rise		25	40	50	ns
Fall time delay		30	40	50	ns
90% to 10% fall		25	40	50	ns
From N.I. Input to Output					
Rise time delay		30	40	50	ns
10% to 90% rise		25	40	50	ns
Fall time delay		45	55	65	ns
90% to 10% fall		25	40	50	ns
V _C cross-conduction current spike duration	Output rise	25			ns
	Output fall	0			ns
Analog shutdown delay	Stop non-Inv. = 0 V	180			ns
	Stop Inv. = 0 to 0.5 V	180			ns
Digital shutdown delay	2 V input on Pin 7	50			ns

4

Copyright © 1999–2008, Texas Instruments Incorporated



www.ti.com

SIMPLIFIED INTERNAL CIRCUITRY







Figure 2. Typical Digital Input Gate





www.ti.com





Figure 4. Use of the Shutdown Pin

SHUTDOWN CIRCUIT DESCRIPTION

The function of the circuitry is to be able to provide a shutdown of the device. This is defined as functionality that will drive both outputs to the low state. There are three different inputs that govern this shutdown capability.

- Analog Stop Pins The differential inputs to this comparator provide a way to execute a shutdown.
- Latch Disable Pin Assuming that the Shutdown pin is left open, a high on this pin disables the latching functionality of the Analog Stop shutdown. A low on this pin enables the latching functionality of the Analog Stop shutdown occurs through the Analog Stop circuit while Latch Disable is high, then the outputs will go low, but will return to normal operation as soon as the Analog Stop circuit allows it. If a shutdown occurs through the Analog Stop circuit while Latch Disable is low, then the outputs will go low and remain low even if the Analog Stop circuit no longer drives the shutdown. The outputs will remain "latched" low (in shutdown) until the Latch Disable goes high and the Analog Stop circuit allows it to return from shutdown or the VIN voltage is cycled to 0V and then returned above 5V.
- Shutdown Pin This pin serves two purposes.
 - 1. It can be used as an output of the Analog Stop circuit.
 - 2. It can be used as an input to force a shutdown or to force the device out of shutdown. This pin can override both the Analog Stop circuit as well as the Latch Disable Pin. When driving hard logic levels into the Shutdown pin, the Latch Disable functionality will be overridden and the Latch Disable will not function as it does when used in conjunction with the Analog Stop circuit. When the Shutdown pin is high, the outputs will be in the low state (shutdown). When the Shutdown pin is low (hard logic low) the outputs will operate normally, regardless of the state of the Latch Disable pin or the Analog Stop pins.

In order to use the Shutdown Pin with the Latch Disable functional it is necessary to use either a diode in series with the Shutdown signal or to use an open collector pull-up so that the Shutdown pin is not pulled low. This configuration will allow the Latch Disable function to work with the Shutdown pin.



SLUS177B-MARCH 1999-REVISED SEPTEMBER 2008

www.ti.com

SIMPLIFIED INTERNAL CIRCUITRY (continued) UG1707 SHUTDOWN TRUTH TABLE

ANALOG STOP LOGIC	SHUTDOWN	LATCH DISABLE	PREVIOUS STATE OF OUTPUT	OUTPUT
Х	0	X	Х	Follows Input Logic
Х	1	X	Х	Low (Shutdown)
1	Open	X	Х	Low (Shutdown)
0	Open	0	Shutdown	⁽¹⁾ Latched Shutdown
0	Open	0	Normal	Follows Input Logic
0	Open	1	Х	Follows Input Logic

(1) If the output was previously in Shutdown and Latch Disable was low and stays low, then even if the Analog Stop Logic is changed or the Shutdown pin is open, the outputs will remain in Shutdown.



Figure 5. Transformer Coupled Push-Pull MOSFET Drive Circuit



Figure 6. Current Limiting



Figure 7. Over-Voltage Protection



Figure 8. Power MOSFET Drive Circuit



Figure 9. Charge Pump Circuits

8



www.ti.com



Figure 10. Power Bipolar Drive Circuit



Figure 11. Transformer Coupled MOSFET Drive Circuit

9

www.ti.com



SLUS177B-MARCH 1999-REVISED SEPTEMBER 2008

www.ti.com



Figure 12. Power MOSFET Drive Circuit Using Negative Bias Voltage and Level Shifting to Ground Reference PWM

Copyright © 1999–2008, Texas Instruments Incorporated



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	(3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-87619012A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 87619012A UC1707L/ 81032
5962-87619012A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 87619012A UC1707L/ 81032
5962-8761901EA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761901EA UC1707J/80900
5962-8761901EA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761901EA UC1707J/80900
5962-8761901V2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8761901V2A UC1707L QMLV
5962-8761901V2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8761901V2A UC1707L QMLV
5962-8761901VEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761901VE A UC1707JQMLV
5962-8761901VEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761901VE A UC1707JQMLV
5962-8761903V2A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8761903V2A UC1707L-SP
5962-8761903V2A.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962- 8761903V2A UC1707L-SP
5962-8761903VEA	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761903VE A UC1707J-SP



www.ti.com

29-May-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
5962-8761903VEA.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761903VE A UC1707J-SP
5962-8761903VFA	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761903VF A UC1707W-SP
5962-8761903VFA.A	Active	Production	CFP (W) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	5962-8761903VF A UC1707W-SP
UC1707J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707J
UC1707J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707J
UC1707J883B	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707J/883B
UC1707J883B.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707J/883B
UC1707L	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707L
UC1707L.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707L
UC1707L883B	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707L/ 883B
UC1707L883B.A	Active	Production	LCCC (FK) 20	55 TUBE	No	SNPB	N/A for Pkg Type	-55 to 125	UC1707L/ 883B
UC2707DW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2707DW
UC2707DW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2707DW
UC2707DWTR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2707DW
UC2707DWTR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	UC2707DW
UC2707N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	UC2707N
UC2707N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	UC2707N
UC2707NG4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	-40 to 85	UC2707N
UC3707DW	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3707DW
UC3707DW.A	Active	Production	SOIC (DW) 16	40 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3707DW
UC3707DWTR	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3707DW
UC3707DWTR.A	Active	Production	SOIC (DW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	UC3707DW
UC3707J	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3707J
UC3707J.A	Active	Production	CDIP (J) 16	25 TUBE	No	SNPB	N/A for Pkg Type	0 to 70	UC3707J
UC3707N	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3707N



29-May-2025

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Op temp (°C) Peak reflow		Part marking (6)
UC3707N.A	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3707N
UC3707NG4	Active	Production	PDIP (N) 16	25 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 70	UC3707N

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF UC1707, UC1707-SP, UC3707, UC3707M :

• Catalog : UC3707, UC1707, UC3707M, UC3707

• Military : UC1707, UC1707



29-May-2025

• Space : UC1707-SP

NOTE: Qualified Version Definitions:

• Catalog - TI's standard catalog product

- Military QML certified for Military and Defense Applications
- Space Radiation tolerant, ceramic packaging and qualified for use in Space-based application



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal												
Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
UC2707DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1
UC3707DWTR	SOIC	DW	16	2000	330.0	16.4	10.75	10.7	2.7	12.0	16.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

25-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
UC2707DWTR	SOIC	DW	16	2000	353.0	353.0	32.0
UC3707DWTR	SOIC	DW	16	2000	353.0	353.0	32.0

TEXAS INSTRUMENTS

www.ti.com

25-Jul-2025

TUBE



- B - Alignment groove width

*All	dimensions	are	nominal
All	aimensions	are	nominai

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
5962-87619012A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-87619012A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8761901V2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8761901V2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8761903V2A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8761903V2A.A	FK	LCCC	20	55	506.98	12.06	2030	NA
5962-8761903VEA	J	CDIP	16	25	506.98	15.24	13440	NA
5962-8761903VEA.A	J	CDIP	16	25	506.98	15.24	13440	NA
5962-8761903VFA	W	CFP	16	25	506.98	26.16	6220	NA
5962-8761903VFA.A	W	CFP	16	25	506.98	26.16	6220	NA
UC1707L	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1707L.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1707L883B	FK	LCCC	20	55	506.98	12.06	2030	NA
UC1707L883B.A	FK	LCCC	20	55	506.98	12.06	2030	NA
UC2707DW	DW	SOIC	16	40	507	12.83	5080	6.6
UC2707DW.A	DW	SOIC	16	40	507	12.83	5080	6.6
UC2707N	N	PDIP	16	25	506	13.97	11230	4.32
UC2707N.A	N	PDIP	16	25	506	13.97	11230	4.32
UC2707NG4	N	PDIP	16	25	506	13.97	11230	4.32
UC3707DW	DW	SOIC	16	40	507	12.83	5080	6.6
UC3707DW.A	DW	SOIC	16	40	507	12.83	5080	6.6
UC3707N	N	PDIP	16	25	506	13.97	11230	4.32
UC3707N.A	N	PDIP	16	25	506	13.97	11230	4.32
UC3707NG4	N	PDIP	16	25	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated