











SLVSED3A - DECEMBER 2017 - REVISED MARCH 2018

TVS1400

# TVS1400 14-V Flat-Clamp Surge Protection Device


#### 1 Features

- Protection Against ±2 kV, 42 Ω IEC 61000-4-5
   Surge Test for Industrial Signal Lines
- Max Clamping Voltage of 19.3 V at 43 A of 8/20
   µs Surge Current
- Standoff Voltage: 14 V
- Tiny 4 mm<sup>2</sup> Footprint
- Survives Over 5,000 Repetitive Strikes of 35 A 8/20 µs Surge Current at 125°C
- · Robust Surge Protection:
  - IEC 61000-4-5 (8/20 μs): 43 A
  - IEC 61643-321 (10/1000 μs): 8 A
- Low Leakage Current
  - 2.2 nA Typical at 27°C
  - 16 nA Typical at 85°C
- Low Capacitance: 120 pF
- Integrated Level 4 IEC 61000-4-2 ESD Protection

# 2 Applications

- Industrial Sensor I/O
- · Solid State Drives
- PLC I/O Modules
- Grid Protection and Control
- 12 V Power Lines
- Appliances
- Medical Equipment

## **Footprint Comparison**



# 3 Description

The TVS1400 robustly shunts up to 43 A of IEC 61000-4-5 fault current to protect systems from high power transients or lightning strikes. The device offers a solution to the common industrial signal line EMC requirement to survive up to  $\pm 2$  kV IEC 61000-4-5 open circuit voltage coupled through a 42  $\Omega$  impedance. The TVS1400 uses a unique feedback mechanism to ensure precise flat clamping during a fault, assuring system exposure below 20 V. The tight voltage regulation allows designers to confidently select system components with a lower voltage tolerance, lowering system costs and complexity without sacrificing robustness.

In addition, the TVS1400 is available in a small 2 mm x 2 mm SON footprint which is ideal for space constrained applications, offering a 70 percent reduction in size compared to industry standard SMA and SMB packages. The extremely low device leakage and capacitance ensure a minimal effect on the protected line. To ensure robust protection over the lifetime of the product, TI tests the TVS1400 against 5,000 repetitive surge strikes at high temperature with no shift in device performance.


The TVS1400 is part of TI's Flat-Clamp family of surge devices. For more information on the other devices in the family, see the *Device Comparison Table*.

# Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TVS1400	SON (6)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

#### Voltage Clamp Response to 8/20 µs Surge Event





# **Table of Contents**

1	Features	1		8.3 Feature Description	9
2	Applications	1		8.4 Reliability Testing	9
3	Description			8.5 Device Functional Modes	10
4	Revision History		9	Application and Implementation	1
5	Device Comparison Table			9.1 Application Information	1
6	Pin Configuration and Functions			9.2 Typical Application	1
7	Specifications		10	Power Supply Recommendations	12
•	7.1 Absolute Maximum Ratings		11	Layout	13
	7.2 ESD Ratings - JEDEC			11.1 Layout Guidelines	1;
	7.3 ESD Ratings - IEC			11.2 Layout Example	1
	7.4 Recommended Operating Conditions		12	Device and Documentation Support	14
	7.5 Thermal Information			12.1 Receiving Notification of Documentation Updates	1
	7.6 Electrical Characteristics			12.2 Community Resources	14
	7.7 Typical Characteristics			12.3 Trademarks	14
8	Detailed Description			12.4 Electrostatic Discharge Caution	1
	8.1 Overview			12.5 Glossary	1
	8.2 Functional Block Diagram		13	Mechanical, Packaging, and Orderable Information	14

# 4 Revision History

CI	hanges from Original (December 2017) to Revision A	Page
•	Changed product status from Advance Information to Production Data	1




# 5 Device Comparison Table

Device	V <sub>rwm</sub>	V <sub>clamp</sub> at I <sub>pp</sub>	I <sub>pp</sub> (8/20 μs)	V <sub>rwm</sub> leakage (nA)	Package Options	Polarity
TVS0500	5	9.2	43	0.07	SON	Unidirectional
TVS1400	14	18.4	43	2	SON	Unidirectional
TVS1800	18	22.8	40	0.5	SON	Unidirectional
TVS2200	22	27.7	40	3.2	SON	Unidirectional
TVS2700	27	32.5	40	1.7	SON	Unidirectional
TVS3300	33	38	35	19	WCSP, SON	Unidirectional



# 6 Pin Configuration and Functions



# **Pin Functions**

	PIN	TVDE	DESCRIPTION		
NAME	No.	TYPE	DESCRIPTION		
IN	4, 5, 6	I	ESD and surge protected channel		
GND	1, 2, 3, exposed thermal pad	GND	Ground		



# 7 Specifications

## 7.1 Absolute Maximum Ratings

 $T_A = 27^{\circ}C$  (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
Maximum	IEC 61000-4-5 Current (8/20 μs)		43	А
	IEC 61000-4-5 Power (8/20 μs)		820	W
Surge	IEC 61643-321 Current (10/1000 μs)		8	А
	IEC 61643-321 Power (10/1000 μs)		140	W
	IEC 61000-4-5 Current (8/20 μs)		50	А
Maximum	IEC 61000-4-5 Power (8/20 μs)		80	W
Maximum Forward Surge EFT	IEC 61643-321 Current (10/1000 μs)		23	Α
	IEC 61643-321 Power (10/1000 μs)		60	W
EFT	IEC 61000-4-4 EFT Protection		80	А
I <sub>BR</sub>	DC Breakdown current		23	mA
I <sub>F</sub>	DC Forward Current		500	mA
T <sub>A</sub>	Ambient Operating Temperature	-40	125	°C
T <sub>stg</sub>	Storage Temperature	-65	125	°C

<sup>(1)</sup> Stresses beyond those listed under *Absolute Maximum Rating* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Condition*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

# 7.2 ESD Ratings - JEDEC

			VALUE	UNIT
V	Clastroptotic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 ESD Ratings - IEC

	-		VALUE	UNIT
V Floring of a Conference	IEC 61000-4-2 contact discharge	±21	1.17	
V <sub>(ESD)</sub>	Electrostatic discharge	IEC 61000-4-2 air-gap discharge	±30	kV

#### 7.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	NOM	MAX	UNIT
$V_{RWM}$	Reverse Stand-off Voltage		14		V

# 7.5 Thermal Information

		TVS1400	
	THERMAL METRIC <sup>(1)</sup>	DRV (SON)	UNIT
		6 PINS	
R <sub>qJA</sub>	Junction-to-ambient thermal resistance	70.4	°C/W
R <sub>qJC(top)</sub>	Junction-to-case (top) thermal resistance	73.7	°C/W
$R_{qJB}$	Junction-to-board thermal resistance	40	°C/W
$Y_{JT}$	Junction-to-top characterization parameter	2.2	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



# Thermal Information (continued)

	THERMAL METRIC <sup>(1)</sup>	TVS1400 DRV (SON) 6 PINS	UNIT
$Y_{JB}$	Junction-to-board characterization parameter	40.3	°C/W
R <sub>qJC(bot)</sub>	Junction-to-case (bottom) thermal resistance	11	°C/W

# 7.6 Electrical Characteristics


over operating free-air temperature range (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{RWM}$	Reverse Stand-off Voltage		-0.5		14	V
		Measured at V <sub>IN</sub> = V <sub>RWM</sub> , T <sub>A</sub> = 27°C		2.2	16	nA
I <sub>LEAK</sub>	Leakage Current	Measured at $V_{IN} = V_{RWM}$ , $T_A = 85$ °C		16	300	nA
		Measured at $V_{IN} = V_{RWM}$ , $T_A = 105$ °C		60	1000	nA
$V_{F}$	Forward Voltage	$I_{IN} = 1$ mA from GND to IO	0.25	0.5	0.65	V
$V_{BR}$	Break-down Voltage	I <sub>IN</sub> = 1 mA from IO to GND	16.2	16.9	17.8	V
$V_{FCLAMP}$	Forward Clamp Voltage	43 A IEC 61000-4-5 Surge (8/20 μs) from GND to IO, 27°C		2	5	V
		24 A IEC 61000-4-5 Surge (8/20 µs) from IO to GND, V <sub>IN</sub> = 0 V before surge, 27°C		17.9	18.5	V
$V_{\text{CLAMP}}$	Clamp Voltage	43 A IEC 61000-4-5 Surge (8/20 $\mu$ s) from IO to GND, $V_{IN}$ = 0 V before surge, 27°C		18.4	18.8	V
		35 A IEC 61000-4-5 Surge (8/20 $\mu$ s) from IO to GND, $V_{IN} = V_{rwm}$ before surge, $T_A = 125^{\circ}C$		18.5	19.3	V
R <sub>DYN</sub>	8/20 µs surge dynamic resistance	Calculated from V <sub>CLAMP</sub> at .5*I <sub>pp</sub> and I <sub>pp</sub> surge current levels, 27°C		30		mΩ
C <sub>IN</sub>	Input pin capacitance	$V_{IN} = V_{RWM}$ , f = 1 MHz, 30 mV <sub>pp</sub> , IO to GND		120		pF
SR	Maximum Slew Rate	$0-V_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PK}$ = 1 mA, 27°C		2.5		V/µs
		$0\text{-V}_{RWM}$ rising edge, sweep rise time and measure slew rate when $I_{PK}$ = 1 mA, $105^{\circ}\text{C}$		0.7		V/µs

 $\label{eq:copyright} \mbox{Copyright} \ \mbox{@ 2017-2018, Texas Instruments Incorporated}$  Product Folder Links: TVS1400



# 7.7 Typical Characteristics




Copyright © 2017–2018, Texas Instruments Incorporated

Submit Documentation Feedback

# TEXAS INSTRUMENTS

# **Typical Characteristics (continued)**






# 8 Detailed Description

#### 8.1 Overview

The TVS1400 is a precision clamp with a low, flat clamping voltage during transient overvoltage events like surge and protects the system with zero voltage overshoot. For a detailed overview of the Flat-Clamp family of devices, please reference Tl's *Flat-Clamp surge protection technology for efficient system protection* white paper. This document explains in detail the functional operation of the devices and how they impact and improve system design.

## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

#### 8.3 Feature Description

The TVS1400 is a precision clamp that handles 43 A of IEC 61000-4-5 8/20 µs surge pulse. The flat clamping feature helps keep the clamping voltage very low to keep the downstream circuits from being stressed. The flat clamping feature can also help end-equipment designers save cost by opening up the possibility to use lower-cost lower voltage tolerant downstream ICs. The TVS1400 has minimal leakage under the standoff voltage of 14 V, making it an ideal candidate for applications where low leakage and power dissipation is a necessity. IEC 61000-4-2 and IEC 61000-4-4 ratings make it a robust protection solution for ESD and EFT events. Wide ambient temperature range of -40°C to +125°C makes it a good candidate for most applications. Compact packages enable it to be used in small devices and save board area.

#### 8.4 Reliability Testing

To ensure device reliability, the TVS1400 is characterized against 5000 repetitive pulses of 35 A IEC 61000-4-5 8/20 µs surge pulses at 125°C. The test is performed with less than 10 seconds between each pulse at high temperature to simulate worst case scenarios for fault regulation. After each surge pulse, the TVS1400 clamping voltage, breakdown voltage, and leakage are recorded to ensure that there is no variation or performance degradation. By ensuring robust, reliable, high temperature protection, the TVS1400 enables fault protection in applications that must withstand years of continuous operation with no performance change.



#### 8.5 Device Functional Modes

#### 8.5.1 Protection Specifications

The TVS1400 is specified according to both the IEC 61000-4-5 and IEC 61643-321 standards. This enables usage in systems regardless of which standard is required in relevant product standards or best matches measured fault conditions. The IEC 61000-4-5 standard requires protection against a pulse with a rise time of 8  $\mu$ s and a half length of 20  $\mu$ s while the IEC 61643-321 standard requires protection against a much longer pulse with a rise time of 10  $\mu$ s and a half length of 1000  $\mu$ s.

The positive and negative surges are imposed to the TVS1400 by a combinational waveform generator (CWG) with a 2- $\Omega$  coupling resistor at different peak voltage levels. For powered on transient tests that need power supply bias, inductances are usually used to decouple the transient stress and protect the power supply. The TVS01400 is post tested by guaranteeing that there is no shift in device breakdown or leakage at  $V_{rwm}$ .

In addition, the TVS1400 has been tested according to IEC 61000-4-5 to pass a  $\pm 2$  kV surge test through a 42- $\Omega$  coupling resistor and a 0.5  $\mu$ F capacitor. This test is a common test requirement for industrial signal I/O lines and the TVS1400 will serve an ideal protection solution for applications with that requirement.

The TVS1400 also integrates IEC 61000-4-2 Level 4 ESD Protection and 80 A of IEC 61000-4-4 EFT Protection. These combine to ensure that the device is able to protect against all transient conditions regardless of length or type.

For more information on TI's test methods for Surge, ESD, and EFT testing, reference TI's IEC 61000-4-x Testing Application Note.

#### 8.5.2 Minimal Derating

Unlike traditional diodes The TVS1400 has very little derating of max power dissipation and ensures robust performance up to 125°C, shown in Figure 8. Traditional TVS diodes lose up to 50% of their current carrying capability when at high temperatures, so a surge pulse above 85°C ambient can cause failures that are not seen at room temperature. The TVS1400 prevents this and ensures that you will see the same level of protection regardless of temperature.

#### 8.5.3 Transient Performance

During large transient swings, the TVS1400 will begin clamping the input signal to protect downstream conditions. While this prevents damage during fault conditions, it can cause leakage when the intended input signal has a fast slew rate. In order to keep power dissipation low and remove the chance of signal distortion, it is recommended to keep the slew rate of any input signal on the TVS1400 below 2.5 V/µs at room temperature and below 0.7 V/µs at 125°C as shown in Figure 9. Faster slew rates will cause the device to clamp the input signal and draw current through the device for a few microseconds, increasing the rise time of the signal. This will not cause any harm to the system or to the device, however if the fast input voltage swings occur regularly it can cause device overheating.

Copyright © 2017–2018, Texas Instruments Incorporated Product Folder Links: *TVS1400* 



# 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TVS1400 can be used to protect any power, analog, or digital signal from transient fault conditions caused by the environment or other electrical components.

## 9.2 Typical Application




Figure 10. TVS1400 Application Schematic

#### 9.2.1 Design Requirements

A typical operation for the TVS1400 would be protecting in a factory control application, protecting an analog input to an ADC input similar to Figure 10. In this example, two TVS1400's are in a bidirectional configuration protecting the input to an ADS8689, an ADC with an input voltage range of ±12.288 V and an absolute maximum input voltage range of ±20 V. Without any input protection, if a surge event is caused by lightning, coupling, ringing, or any other fault condition this input voltage will rise to hundreds of volts for multiple microseconds, violating the absolute maximum input voltage and harming the device. An ideal surge protection diode will maximize the useable voltage range while still clamping at a safe level for the system, so TI's Flat-Clamp technology provides the best protection solution.

#### 9.2.2 Detailed Design Procedure

If the TVS1400 is in place to protect the device, during a surge event the voltage will rise to the breakdown of the diode at 16.8 V, and then the TVS1400 will turn on, shunting the surge current to ground. With the low dynamic resistance of the TVS1400, even large amounts of surge current will have minimal impact on the clamping voltage. The dynamic resistance of the TVS1400 is around 30 m $\Omega$ , which means 43 A of surge current will cause a voltage raise of 43 A × 30 m $\Omega$  = 1.29 V. Because the device turns on at 16.8 V, this means the ADC input will be exposed to a maximum of 16.8 V + 1.29 V = 18.09 V during surge pulses, well within the ADS8689 absolute maximum. This pulse is shown in Figure 11 and ensures robust protection of your circuit.




# **Typical Application (continued)**

In addition, the low leakage and capacitance of the TVS1400 guarantees low input distortion. At 14 V, giving margin on the ±12.288 V range of the ADS8689, the device will see typical 10 nA leakage, which will have minimal effect on the overall system. The TVS1400 low capacitance of 125 pF will also cause less effect on signal integrity compared to industry standard devices like the SMBJ14A which has 1500 pF of capacitance and can cause up to 3 dB of THD attenuation in measured systems.

Finally, the small size of the device also improves fault protection by lowering the effect of fault current coupling onto neighboring traces. The small form factor of the TVS1400 allows the device to be placed extremely close to the input connector, lowering the length of the path fault current will take through the system compared to larger protection solutions.

# 9.2.3 Application Curves



#### 9.2.4 Configuration Options

The TVS1400 can be used in either unidirectional or bidirectional configuration. shows bidirectional usage to protect an input. By placing two TVS1400's in series with reverse orientation, bidirectional operation can be utilized which will allow a working voltage of ±14 V. TVS1400 operation in bidirectional will be similar to unidirectional operation, with a minor increase in breakdown voltage and clamping voltage. The TVS3300 bidirectional performance has been characterized in the TVS3300 Configurations Characterization. While the TVS1400 in bidirectional configuration has not specifically been characterized, it will have similar relative changes to the TVS3300 in bidirectional configuration.

# 10 Power Supply Recommendations

The TVS1400 is a clamping device so there is no need to power it. Be careful not to violate the recommended  $V_{IN}$  voltage range (0 V to 14 V) to ensure the device functions properly.



# 11 Layout

# 11.1 Layout Guidelines

The optimum placement is as close to the connector as possible. EMI during an ESD event can couple from the trace being struck to other nearby unprotected traces, resulting in early system failures. The PCB designer needs to minimize the possibility of EMI coupling by keeping any unprotected traces away from the protected traces which are between the TVS and the connector.

Route the protected traces as straight as possible.

Eliminate any sharp corners on the protected traces between the TVS1400 and the connector by using rounded corners with the largest radii possible. Electric fields tend to build up on corners, increasing EMI coupling.

## 11.2 Layout Example




Figure 12. TVS1400 Layout



# 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

#### 12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

# 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TVS1400DRVR	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HSH
TVS1400DRVR.A	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HSH
TVS1400DRVRG4	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HSH
TVS1400DRVRG4.A	Active	Production	WSON (DRV)   6	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	1HSH

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 18-Jun-2025

# TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TVS1400DRVR	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TVS1400DRVRG4	WSON	DRV	6	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

www.ti.com 18-Jun-2025



# \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TVS1400DRVR	WSON	DRV	6	3000	210.0	185.0	35.0
TVS1400DRVRG4	WSON	DRV	6	3000	210.0	185.0	35.0



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4206925/F





PLASTIC SMALL OUTLINE - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature
- number SLUA271 (www.ti.com/lit/slua271).

  5. Vias are optional depending on application, refer to device data sheet. If some or all are implemented, recommended via locations are shown.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated