











**TUSB8044** 

SLLSEW5 - APRIL 2017

# TUSB8044 Four-Port USB 3.1 Gen1 Hub with USB Billboard

#### **Features**

- Four Port USB 3.1 Gen1 Hub
- USB 2.0 Hub Features
  - Multi Transaction Translator (MTT) Hub: Four **Transaction Translators**
  - Two Asynchronous Endpoint Buffers Per **Transaction Translator**
- Supports Battery Charging:
  - Supports D+/D- Divider Charging Port (ACP1, ACP2, and ACP3) when the Upstream Port is Unconnected or not Configured
  - Supports Automatic Mode for Transition Between DCP or ACP Modes When the Upstream Port is Unconnected
  - Supports Galaxy Charging
  - CDP Mode (Upstream Port Connected)
  - DCP Mode (Upstream Port Unconnected)
  - DCP Mode Complies with Chinese Telecommunications Industry Standard YD/T 1591-2009
- Supports Operation as a USB 3.1 Gen1 or USB 2.0 Compound Device
- Supports USB Billboard
- Per Port or Ganged Power Switching and Over-**Current Notification Inputs**
- Supports Four External Downstream Ports plus internal USB 2.0-Only Ports for USB HID to I<sup>2</sup>C Functionality and USB2.0 Billboard
- Internal Downstream Port for I<sup>2</sup>C Control Through USB HID Supports High-Speed, Full-Speed Operation. Its Speed Matches That of the Upstream Port.
- Supports Vendor Requests to Read and Write I<sup>2</sup>C and EEPROM Read at 100 k and 400 k (Default)
- I<sup>2</sup>C Master Supports Clock Stretching
- OTP ROM, Serial EEPROM or I<sup>2</sup>C/SMBus Slave Interface for Custom Configurations:
  - VID and PID
  - Port Customizations
  - Manufacturer and Product Strings (not by OTP
  - Serial Number (not by OTP ROM)
- Provides 128-Bit Universally Unique Identifier (UUID)
- Supports On-Board and In-System EEPROM Programming Via the USB 2.0 Upstream Port
- Single Clock Input, 24-MHz Crystal or Oscillator

- Downstream Ports Configurable to USB2.0 Only
- 64-Pin QFN Package (RGC)

## 2 Applications

Computer Systems, Docking Stations, Monitors, Set-Top Boxes

## 3 Description


The TUSB8044 is a four-port USB 3.1 Gen1 hub. It provides simultaneous SuperSpeed USB and highspeed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, fullspeed, or low-speed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed or full-speed/low-speed connections, SuperSpeed USB connectivity is disabled on the downstream ports.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)		
TUSB8044	VQFN (64)	9.00 mm × 9.00 mm		

(1) For all available packages, see the orderable addendum at the end of the datasheet.

#### Diagram





# **Table of Contents**

1	Features 1		8.5 Register Maps	. 25
2	Applications 1	9	Applications and Implementation	. 43
	Description 1		9.1 Application Information	. 43
	Revision History2		9.2 Typical Application	. 43
	Description (Continued)3	10	Power Supply Recommendations	. 52
	Pin Configuration and Functions 4		10.1 TUSB8044 Power Supply	52
	Specifications9		10.2 Downstream Port Power	
	7.1 Absolute Maximum Ratings       9         7.2 ESD Ratings       9         7.3 Recommended Operating Conditions       9         7.4 Thermal Information       9         7.5 Electrical Characteristics, 3.3-V I/O       10         7.6 Timing Requirements, Power-Up       10         7.7 Hub Input Supply Current       11	11 12	12.1 Receiving Notification of Documentation Updates 12.2 Community Resources	. 53 . 53 . 54 . 56 s 56
8	Detailed Description       12         8.1 Overview       12         8.2 Functional Block Diagram       12         8.3 Feature Description       13         8.4 Device Functional Modes       21	13	12.3 Trademarks	56 56

# 4 Revision History

DATE	REVISION	NOTES
April 2017	*	Preliminary release.



# 5 Description (Continued)

When the upstream port is connected to an electrical environment that only supports full-speed/low-speed connections, SuperSpeed USB and high-speed connectivity are disabled on the downstream ports.

The TUSB8044 supports per port or ganged power switching and over-current protection, and supports battery charging applications.

An individually port power controlled hub switches power on or off to each downstream port as requested by the USB host. Also when an individually port power controlled hub senses an over-current event, only power to the affected downstream port will be switched off.

A ganged hub switches on power to all its downstream ports when power is required to be on for any port. The power to the downstream ports is not switched off unless all ports are in a state that allows power to be removed. Also when a ganged hub senses an over-current event, power to all downstream ports will be switched off.

The TUSB8044 downstream ports provide support for battery charging applications by providing Battery Charging Downstream Port (CDP) handshaking support. It also supports a Dedicated Charging Port (DCP) mode when the upstream port is not connected. The DCP mode supports USB devices which support with the USB Battery Charging, Galaxy Charging, and Chinese Telecommunications Industry Standard YD/T 1591-2009. In addition, an automatic mode provides transparent support for BC devices and devices supporting Divider Mode charging solutions when the upstream port unconnected. In addition when upstream port is unconnected, the TUSB8044 supports the divider charging port modes (ACPx modes) and an automatic transition through all modes, starting with ACP3 and ending in DCP.

Integrated in the TUSB8044 is a USB2.0 Billboard device which complies to the "USB Device Class Definition for Billboard Devices Version 1.1" specification. The billboard device is attached to the highest number downstream port of the TUSB8044 USB 2.0 hub. The purpose of the billboard is to communicate Alternate Mode status to the host system. The TUSB8044 supports only one Alternate mode.


The TUSB8044 provides pin strap configuration for some features including battery charging support, and also provides customization though OTP ROM,  $I^2C$  EEPROM, or via an  $I^2C/SMBus$  slave interface for PID, VID, and custom port and phy configurations. Custom string support is also available when using an  $I^2C$  EEPROM or the  $I^2C/SMBus$  slave interface.

The TUSB8044 supports programming of an attached EEPROM through its internal USB HID to I<sup>2</sup>C interface.

The device is available in a 64-pin RGC package and is offered in a commercial version for operation over the temperature range of 0°C to 70°C.

# TEXAS INSTRUMENTS

## 6 Pin Configuration and Functions





## **Pin Functions**

Clock and Reset Signals	PIN					
GRST2   50	NAME	NO.	I/O	DESCRIPTION		
SRS12 59 PU states. When GRSTz is asserted, the device is completely nonfunctional.    Computation	Clock and Reset Signals	5	ı			
be driven by the output of an external oscillator. When using a crystal a 1-MQ feedback resistor is required between XI and XO.  XO 61 0 content of the internal oscillator May on the content of the internal oscillator. If XI is driven by an external oscillator the internal oscillator. If XI is driven by an external Signals  USB_SSTXP_UP 55 0 USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_UP 56 0 USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_UP 56 0 USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_UP 59 1 USB SuperSpeed receiver differential pair (positive)  USB_SSTXM_UP 59 1 USB SuperSpeed receiver differential pair (positive)  USB_SSTXM_UP 59 1 USB SuperSpeed receiver differential pair (positive)  USB_DM_UP 53 I/O USB High-speed differential transceiver (positive)  USB_MB_R1 64 1 Precision resistor reference. A 9.55-k\D ±1% resistor should be connected between USB_R1 and GND.  USB_VBUS 48 USB_STXM_DATE 59 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_SSTX_DATE 50 1 USB SuperSpeed transmitter differential pair (positive)  USB_USB_SSTX_DATE 50	GRSTz	50				
STAP_UP   S5   O   External oscillator this pin may be left unconnected. When using a crystal a 1-MΩ feedback resistor is required between XI and XO.    STAP_UP   S5   O   USB SuperSpeed transmitter differential pair (positive)	XI	62	I	be driven by the output of an external oscillator. When using a crystal a 1-MΩ feedback		
USB_SSTXP_UP 55 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_UP 56 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_UP 58 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_UP 59 I USB SuperSpeed receiver differential pair (negative)  USB_DP_UP 53 I/O USB High-speed differential transceiver (positive)  USB_DP_UP 54 I/O USB High-speed differential transceiver (negative)  USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND.  USB_USB_SSTAM_DNS 48 I USB_USB_SPEED reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND.  USB_USB_USB_SSTXP_DNS 48 I USB_USB_VSUS must be connected to VSUS through a 90.9-KΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground.  USB_USB_SSTXM_DNS 49 USB_SSTXM_DNS 40 USB_SUPERSpeed transmitter differential pair (positive)  USB_SSTXM_DNS 40 USB_SUPERSpeed transmitter differential pair (negative)  USB_SSRXM_DNS 50 USB_USB_SPEED receiver differential pair (negative)  USB_SSRXM_DNS 70 USB_High-speed differential transceiver (negative)  USB_SSRXM_DNS 10 USB_POT 1 USB	хо	61	0	external oscillator this pin may be left unconnected. When using a crystal a 1-MΩ feedback		
USB_SSTXM_UP 56 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXM_UP 58 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_UP 59 I USB SuperSpeed receiver differential pair (negative)  USB_DP_UP 53 I/O USB High-speed differential transceiver (negative)  USB_DM_UP 54 I/O USB High-speed differential transceiver (negative)  USB_DM_UP 54 I/O USB High-speed differential transceiver (negative)  USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND.  USB_VBUS 48 I USB_Ustream port power monitor. The VBUS detection requires a voltage divider. The signal USB_VBUS must be connected to VBUS through a 90.9-kΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground.  USB_DMSTATE_DN1 3 O USB_SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB_SuperSpeed transmitter differential pair (negative)  USB_SSRXM_DN1 5 I USB_SUperSpeed receiver differential pair (negative)  USB_SSRXM_DN1 7 I USB_SUperSpeed receiver differential pair (negative)  USB_DD_DDN1 1 I/O USB_High-speed differential transceiver (negative)  USB_DD_DDN1 1 I/O USB_High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB_High-speed differential transceiver (negative)  USB_DM_DN1 3 I/O USB_PORT Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented.  USB_PORT_DN2 USB_PORT_DN2 11 O USB_PORT_DN2 USB_PORT_DN2 USB_PORT_DN2 USB_PORT_DN2 USB_USPSPEED dransmitter differential pair (negative)  USB_SSTXM_DN2 12 O USB_SuperSpeed transmitter differential pair (negative)  USB_SSRXM_DN2 15 I USB_SuperSpeed transmitter differential pair (negative)  USB_DD_DN2 9 I/O USB_High-speed differential transceiver (negative)  USB_USB_SSRXM_DN2 9 I/O USB_PORT_DN2 Power_DN2 Power_DN3 Power_	<b>USB Upstream Signals</b>					
USB_SSRXM_UP 59 I USB SuperSpeed receiver differential pair (positive) USB_CSRXM_UP 59 I USB SuperSpeed receiver differential pair (negative) USB_DM_UP 54 I/O USB High-speed differential transceiver (negative) USB_DM_UP 54 I/O USB High-speed differential transceiver (negative) USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND. USB_VBUS 48 I USB USB vBUS must be connected to VBUS through a 90.9-kΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground. USB_DMUSB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair (positive) USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (negative) USB_SSRXM_DN1 5 I USB SuperSpeed receiver differential pair (negative) USB_DD_DN1 6 I USB SuperSpeed receiver differential pair (negative) USB_DD_DN1 7 I USB SuperSpeed differential transceiver (negative) USB_DM_DN1 7 I USB SuperSpeed differential transceiver (negative) USB_DM_DN1 8 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 9 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential transceiver (negative) USB_DM_DN1 1 I I/O USB High-speed differential pair (negative) USB_DN1 1 I I/O USB_DN1 1 I I/O USB_DN1 1 I I/O USB_DN1 1 I I/O I/O I/O I/O I/O I/O I/O I/O I/O I	USB_SSTXP_UP	55	0	USB SuperSpeed transmitter differential pair (positive)		
USB_SSRXM_UP 59 I USB SuperSpeed receiver differential pair (negative) USB_DP_UP 53 I/O USB High-speed differential transceiver (positive) USB_DM_UP 54 I/O USB High-speed differential transceiver (negative) USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND. USB_WBUS 48 USB_USB_rust be connected to VBUS through a 90-kΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground. USB_DOWNStream Signals USB_SSTXP_DN1 3 O USB_SuperSpeed transmitter differential pair (positive) USB_SSTXM_DN1 4 O USB_SuperSpeed transmitter differential pair (negative) USB_SSRXM_DN1 7 I USB_SuperSpeed receiver differential pair (negative) USB_DP_DN1 1 I/O USB_High-speed differential transceiver (negative) USB_DD_DN1 1 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 2 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 2 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 1 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 2 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 2 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 3 I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 4 I I/O USB_High-speed differential transceiver (negative) USB_DN_DN1 5 I USB_DN_DN2 1 I I/O USB_DN_DN_DN_DN_DN_DN_DN_DN_DN_DN_DN_DN_DN_	USB_SSTXM_UP	56	0	USB SuperSpeed transmitter differential pair (negative)		
USB_DP_UP 53 I/O USB High-speed differential transceiver (positive)  USB_DM_UP 54 I/O USB High-speed differential transceiver (negative)  USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND.  USB_VBUS 48 USB_VBUS 48 USB_VBUS 48 USB_VBUS must be connected to VBUS through a 90.9+KΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground.  USB_Downstream Signals  USB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN1 6 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DD_DN1 1 I/O USB High-speed differential transceiver (negative)  USB_DD_DN1 1 I/O USB_USB_USB_USB_USB_USB_USB_USB_USB_USB_	USB_SSRXP_UP	58	I	USB SuperSpeed receiver differential pair (positive)		
USB_DM_UP	USB_SSRXM_UP	59	I	USB SuperSpeed receiver differential pair (negative)		
USB_R1 64 I Precision resistor reference. A 9.53-kΩ ±1% resistor should be connected between USB_R1 and GND.  USB_USBUS 48 USB_USBUS must be connected to VBUS through a 90.9+kΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground.  USB_Downstream Signals  USB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN1 6 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 36 I/O, PD  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 36 I/O, PD  USB_DM_DN1 4 I I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 5 I USB Dot 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented.  UO, PD  USB_DM_DN1 5 I USB Port 1 Power On Control for Downstream Power/Battery Charging Support of the battery charging support for Port 1 as indicated in the Battery Charging Support of the battery charging support for Port 1 as indicated in the Battery Charging Support of the downstream port power switch for Port 1.  0 = An over current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXM_DN2 11 O USB SuperSpeed transmitter differen	USB_DP_UP	53	I/O	USB High-speed differential transceiver (positive)		
Subject of the power monitor. The VBUS detection requires a voltage divider. The signal USB_VBUS	USB_DM_UP	54	I/O	USB High-speed differential transceiver (negative)		
USB_VBUS 48 USB_VBUS must be connected to VBUS through a 90.9-KΩ ±1% resistor, and to ground through a 10-kΩ ±1% resistor from the signal to ground.  USB_DWISTERN SIGNATION 3 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (positive)  USB_SSRXM_DN1 5 O USB SuperSpeed receiver differential pair (positive)  USB_SSRXM_DN1 7 1 USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DN1 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented.  In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 1 as indicated in the Battery Charging Support register:  0 = Battery charging supported  1 = Battery charging supported  1 = Battery charging supported  USB_POrt 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXM_DN2 11 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN2 15 I USB SuperSpeed differential pair (negative)	USB_R1	64	I			
USB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN1 6 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 3 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 4 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 5 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 6 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 7 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 8 II/O USB High-speed differential transceiver (positive)  USB_DN_DN2 9 II/O USB SuperSpeed transmitter differential pair (negative)  USB_DD_DN2 9 II/O USB High-speed differential transceiver (positive)	USB_VBUS	48	I			
USB_SSTXP_DN1 3 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN1 4 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN1 6 I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 3 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 4 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 5 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 6 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 7 II/O USB High-speed differential transceiver (negative)  USB_DM_DN1 8 II/O USB High-speed differential transceiver (positive)  USB_DN_DN2 9 II/O USB SuperSpeed transmitter differential pair (negative)  USB_DD_DN2 9 II/O USB High-speed differential transceiver (positive)	USB Downstream Signa	ls				
USB_SSTXM_DN1			0	USB SuperSpeed transmitter differential pair (positive)		
USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 3 I/O USB_DM_DN2 I/O U	USB_SSTXM_DN1	4	0			
USB_SSRXM_DN1 7 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN1 1 I/O USB High-speed differential transceiver (positive)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 3 I/O USB_DM_DN2 I/O U	USB SSRXP DN1	6	ı	USB SuperSpeed receiver differential pair (positive)		
USB_DP_DN1		7	ı			
USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 2 I/O USB High-speed differential transceiver (negative)  USB_DM_DN1 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented.  In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 1 as indicated in the Battery Charging Support register:  0 = Battery charging supported  1 = Battery charging supported  USB_DOWN 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2 11 O USB SuperSpeed transmitter differential pair (positive)  USB_SSRXP_DN2 14 I USB SuperSpeed transmitter differential pair (negative)  USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)			I/O	1 ( 3 )		
USB Port 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if power management is not implemented.  In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 1 as indicated in the Battery Charging Support register:  0 = Battery charging not supported  1 = Battery charging supported  USB Port 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  1 = An over current event has not occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2  11  O USB SuperSpeed transmitter differential pair (positive)  USB_SSRXP_DN2  14  I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN2  15  I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN2  9 I/O USB High-speed differential transceiver (positive)		2	I/O			
PWRCTL1/BATEN1  36				USB Port 1 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 1. This pin be left unconnected if		
1 = Battery charging supported  USB Port 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  1 = An over current event has not occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2	PWRCTL1/BATEN1	36	I/O, PD			
USB Port 1 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 1.  0 = An over current event has occurred  1 = An over current event has not occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2  11  O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN2  12  O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN2  14  I USB SuperSpeed receiver differential pair (negative)  USB_SSRXM_DN2  15  I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN2  9  I/O USB High-speed differential transceiver (positive)				0 = Battery charging not supported		
of the downstream port power switch for Port 1.  0 = An over current event has occurred  1 = An over current event has not occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2				1 = Battery charging supported		
OVERCUR1Z  46  I, PU  1 = An over current event has not occurred  When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2  11  O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN2  12  O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN2  14  I USB SuperSpeed receiver differential pair (positive)  USB_SSRXM_DN2  15  I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN2  9  I/O USB High-speed differential transceiver (positive)						
When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2				0 = An over current event has occurred		
When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.  USB_SSTXP_DN2 11 O USB SuperSpeed transmitter differential pair (positive)  USB_SSTXM_DN2 12 O USB SuperSpeed transmitter differential pair (negative)  USB_SSRXP_DN2 14 I USB SuperSpeed receiver differential pair (positive)  USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative)  USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)	OVERCUR1z	46	I, PU	1 = An over current event has not occurred		
USB_SSTXM_DN2 12 O USB SuperSpeed transmitter differential pair (negative) USB_SSRXP_DN2 14 I USB SuperSpeed receiver differential pair (positive) USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative) USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)			, -	over current conditions. For the case when another OVERCURz pin is used, this pin can be		
USB_SSTXM_DN2 12 O USB SuperSpeed transmitter differential pair (negative) USB_SSRXP_DN2 14 I USB SuperSpeed receiver differential pair (positive) USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative) USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)	USB_SSTXP_DN2	11	0	USB SuperSpeed transmitter differential pair (positive)		
USB_SSRXP_DN2 14 I USB SuperSpeed receiver differential pair (positive) USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative) USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)	USB_SSTXM_DN2					
USB_SSRXM_DN2 15 I USB SuperSpeed receiver differential pair (negative) USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)						
USB_DP_DN2 9 I/O USB High-speed differential transceiver (positive)						
				,		
USB LIVELLINZ TO TO TO TOSE High-speed differential transceiver (negative)	USB_DM_DN2	10	I/O	USB High-speed differential transceiver (negative)		



# Pin Functions (continued)

PIN			
NAME	NO.	I/O	DESCRIPTION
			USB Port 2 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 2. This pin be left unconnected if power management is not implemented.
PWRCTL2/BATEN2	35	I/O, PD	In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 2 as indicated in the Battery Charging Support register:
			0 = Battery charging not supported
			1 = Battery charging supported
			USB Port 2 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 2.
			0 = An over current event has occurred
OVERCUR2z	47	I, PU	1 = An over current event has not occurred
			When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.
USB_SSTXP_DN3	19	0	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN3	20	0	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN3	22	I	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN3	23	I	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN3	17	I/O	USB High-speed differential transceiver (positive)
USB_DM_DN3	18	I/O	USB High-speed differential transceiver (negative)
			USB Port 3 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 3. This pin be left unconnected if power management is not implemented.
PWRCTL3/BATEN3	33	I/O, PD	In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 3 as indicated in the Battery Charging Support register:
			0 = Battery charging not supported
			1 = Battery charging supported
			USB Port 3 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 3.
			0 = An over current event has occurred
OVERCUR3z	44	I, PU	1 = An over current event has not occurred
			When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.
USB_SSTXP_DN4	26	0	USB SuperSpeed transmitter differential pair (positive)
USB_SSTXM_DN4	27	0	USB SuperSpeed transmitter differential pair (negative)
USB_SSRXP_DN4	29	I	USB SuperSpeed receiver differential pair (positive)
USB_SSRXM_DN4	30	I	USB SuperSpeed receiver differential pair (negative)
USB_DP_DN4	24	I/O	USB High-speed differential transceiver (positive)
USB_DM_DN4	25	I/O	USB High-speed differential transceiver (negative)
			USB Port 4 Power On Control for Downstream Power/Battery Charging Enable. The pin is used for control of the downstream power switch for Port 4. This pin be left unconnected if power management is not implemented.
PWRCTL4/BATEN4	32	I/O, PD	In addition, the value of the pin is sampled at the de-assertion of reset to determine the value of the battery charging support for Port 4 as indicated in the Battery Charging Support register:
			0 = Battery charging not supported
			1 = Battery charging supported

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



# Pin Functions (continued)

PIN					
NAME	NO.	I/O	DESCRIPTION		
			USB Port 4 Over-Current Detection. This pin is typically connected to the over current output of the downstream port power switch for Port 4.		
			0 = An over current event has occurred		
OVERCUR4z	43	I, PU	1 = An over current event has not occurred		
		·	When GANGED power management is enabled, this pin or one of the other OVERCURz pins must be connected to the over current output of the power switch or circuit which detects the over current conditions. For the case when another OVERCURz pin is used, this pin can be left unconnected.		
I <sup>2</sup> C/SMBUS I <sup>2</sup> C Signals					
			I <sup>2</sup> C clock/SMBus clock. Function of pin depends on the setting of the SMBUSz input.		
SCL/SMBCLK	38	I/O, PD	When SMBUSz = 1, this pin acts as the serial clock interface for an $I^2$ C EEPROM.		
GOL/GIVIDOLIX	30	1/0,10	When SMBUSz = 0, this pin acts as the serial clock interface for an SMBus host.		
			Can be left unconnected if external interface not implemented.		
			I <sup>2</sup> C data/SMBus data. Function of pin depends on the setting of the SMBUSz input.		
SDA/SMBDAT	37	I/O, PD	When SMBUSz = 1, this pin acts as the serial data interface for an $I^2C$ EEPROM.		
OS/ VOINDD/AT	0,	,,,,,,,	When SMBUSz = 0, this pin acts as the serial data interface for an SMBus host.		
			Can be left unconnected if external interface not implemented.		
			I <sup>2</sup> C/SMBus mode select/SuperSpeed USB Suspend Status. The value of the pin is sampled at the de-assertion of reset set I <sup>2</sup> C or SMBus mode as follows:		
			$1 = I^2C$ Mode Selected		
SMBUSz/SS_SUSPEND	39	I/O, PU	0 = SMBus Mode Selected		
			Can be left unconnected if external interface not implemented.		
			After reset, this signal indicates the SuperSpeed USB Suspend status of the upstream port if enabled through the stsOutputEn bit in the Additional Feature Configuration register. When enabled, a value of 1 indicates the connection is suspended.		
Test and Miscellaneous	Signals		·		
			Power Control Polarity.		
PWRCTL_POL	41	I/O, PU	The value of the pin is sampled at the de-assertion of reset to set the polarity of PWRCTL[4:1].		
_		,	0 = PWRCTL polarity is active low		
			1 = PWRCTL polarity is active high		
			When configured for I2C mode, this pin functions as Billboard Enable. When high, the billboard device is enabled and presented to system. When low, the billboard device is disabled. If SMBus is selected, then Billboard enable is controlled by a register.		
BBEN/GANGED/HS_UP	42	I/O, PD	If SMBus is selected and stsOutputEn bit is set, this pin will function as a HS_UP (upstream HS connection indicator). When enabled, a value of 1 indicates the upstream port is connected to a High-speed USB capable port.		
			If SMBus is selected, the value of the pin is sampled at the de-assertion of reset to set the power switch and over current detection mode as follows: 0= Individual port power control supported. 1= Ganged port Power control supported. SMBus master can at a later time override the register.		
			When configured for I2C mode, this pin along with BBbmConfigured1 directly controls the bmConfigurated field in the Billboard Capability descriptor. If SMBus is selected, then bmConfigured[0] field is determined by a register.		
BBbmConfigured0			If SMBus is selected and battery charginig is enabled on any port, the sampled state of this pin will set or clear the FullAutoEn bit in the Device Configuration Register 3. SMBus master can at a later time override the register.		
/FULLAUTÖz / FULLPWRMGMTz /SS_UP	40	0 I/O, PD	If SMBus is selected and battery charging is disabled, then the value of the pin is sampled at the de-assertion of reset to set the power switch control: SMBus master can at a later time override this function.  0 = Power Switching and over current inputs supported.  1= Power Switch and over current inputs not supported.		
			If SMBus is selected and stsOutputEn bit is set, ths pin will function as a SS_UP (upstream SS connection indicator). When enabled, a value of 1 indicates the upstream port is connected to a SuperSpeed USB capable port.		



# Pin Functions (continued)

PIN	PIN		DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
			When configured for I2C mode, this pin along with BBbmConfigured0 directly controls the bmConfigurated field in the Billboard Capability descriptor. If SMBus is selected, then bmConfigured[1] field is determined by a register.
BBbmConfigured1/AUT OENz/HS_SUSPEND	45	I/O, PD	If SMBus is selected, the sampled value of this pin will set or clear the autoEnz bit in the Battery Charging Support Register. SMBus master can at a later time override the register.
			If SMBus is selected and stsOutputEn bit is set, this pin will function as a HS_SUSPEND (upstream HS suspend indicator). When enabled, a value of 1 indicates the connection is suspended.
TEST	49	I, PD	This pin is reserved for factory test. It is suggested to have this pin pulled down to ground on PCB.
Power and Ground Sign	als		
VDD	5, 8, 13, 21, 28, 31, 51, 57	PWR	1.1-V power rail
VDD33	16, 34, 52, 63	PWR	3.3-V power rail
VSS (Thermal Pad)		PWR	Ground. Thermal pad must be connected to ground.
NC	60	_	No connect, leave floating



## 7 Specifications

www.ti.com

#### 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Cumply Voltage Denge	V <sub>DD</sub> Steady-state supply voltage	-0.3	1.4	V
Supply Voltage Range V <sub>DD33</sub> Steady-state supply voltage		-0.3	3.8	V
	USB_SSRXP_UP, USB_SSRXN_UP, USB_SSRXP_DN[4:1], USB_SSRXN_DP[4:1] and USB_VBUS terminals	-0.3	1.4	V
Voltage Range	USB_SSRXP_UP, USB_SSRXN_UP, USB_SSRXP_DN[4:1],	V		
	All other terminals	-0.3	3.8	V
Storage temperature, T <sub>st</sub>	3	-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

#### 7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM	MAX	UNIT
VDD <sup>(1)</sup>	1.1V supply voltage		0.99	1.1	1.26	V
VDD33	3.3V supply voltage		3	3.3	3.6	V
USB_VBUS	Voltage at USB_VBUS PAD		0		1.155	V
T <sub>A</sub>	Operating free-air temperature	TUSB8044	0		70	°C
TJ	Operating junction temperature		-40		105	°C

<sup>(1)</sup> A 1.05-V, 1.1-V, or 1.2-V supply may be used as long as minimum and maximum supply conditions are met.

#### 7.4 Thermal Information

		TUSB8044	
	THERMAL METRIC <sup>(1)</sup>	RGC	UNIT
		64 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	26	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	11.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	5.3	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	5.2	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	1.0	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

# TEXAS INSTRUMENTS

#### 7.5 Electrical Characteristics, 3.3-V I/O

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	OPERATION	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$V_{IH}$	High-level input voltage (1)	VDD33		2		VDD33	V
$V_{IL}$	Low-level input voltage (1)	VDD33		0		0.8	V
VI	Input voltage			0		VDD33	V
Vo	Output voltage <sup>(2)</sup>			0		VDD33	V
t <sub>t</sub>	Input transition time ( $t_{rise}$ and $t_{fall}$ )			0		25	ns
V <sub>hys</sub>	Input hysteresis <sup>(3)</sup>					0.13 x VDD33	V
$V_{OH}$	High-level output voltage	VDD33	$I_{OH} = -4 \text{ mA}$	2.4			V
$V_{OL}$	Low-level output voltage	VDD33	$I_{OL} = 4 \text{ mA}$			0.4	V
I <sub>OZ</sub>	High-impedance, output current <sup>(2)</sup>	VDD33	V <sub>I</sub> = 0 to VDD33			±20	μA
I <sub>OZP</sub>	High-impedance, output current with internal pullup or pulldown resistor <sup>(4)</sup>	VDD33	V <sub>I</sub> = 0 to VDD33			±250	μА
I	Input current <sup>(5)</sup>	VDD33	$V_I = 0$ to VDD33			±15	μA
R <sub>PD</sub>	Internal pull-down resister			13.5	19	27.5	K ohms
R <sub>PU</sub>	Internal pull-up resistor			14.5	19	25	K ohms

- (1) Applies to external inputs and bidirectional buffers.
- (2) Applies to external outputs and bidirectional buffers.
- (3) Applies to GRSTz.
- (4) Applies to pins with internal pullups/pulldowns.
- (5) Applies to external input buffers.

#### 7.6 Timing Requirements, Power-Up

PARAMETER	DESCRIPTION	MIN	TYP	MAX	UNIT
t <sub>d1</sub>	VDD33 stable before VDD stable <sup>(1)</sup>	See (2)			ms
$t_{d2}$	VDD and VDD33 stable before de-assertion of GRSTz	3			ms
t <sub>su_io</sub>	Setup for MISC inputs (3) sampled at the de-assertion of GRSTz	0.1			μs
t <sub>hd_io</sub>	Hold for MISC inputs (3) sampled at the de-assertion of GRSTz	0.1			μs
t <sub>VDD33_RAMP</sub>	VDD33 supply ramp requirements	0.2		100	ms
t <sub>VDD_RAMP</sub>	VDD supply ramp requirements	0.2		100	ms

- (1) An active reset is required if the VDD33 supply is stable before the VDD11 supply. This active Reset shall meet the 3ms power-up delay counting from both power supplies being stable to the de-assertion of GRSTz.
- (2) There is no power-on relationship between VDD33 and VDD unless GRSTz is only connected to a capacitor to GND. Then VDD must be stable minimum of 10 μs before the VDD33.
- (3) MISC pins sampled at de-assertion of GRSTz: BATEN[4:1], SMBUSz, and PWRCTL\_POL.




Figure 1. Power-Up Timing Requirements

10



# 7.7 Hub Input Supply Current

Typical values measured at  $T_A = 25$ °C

	VDD33	VDD	
PARAMETER	3.3 V	1.1 V	UNIT
LOW POWER MODES		•	•
Power On (after Reset)	3	30	mA
Upstream Disconnect	3	24	mA
Suspend	3	30	mA
ACTIVE MODES (US state / DS State)			
3.0 host / 1 SS Device and Hub in U1 / U2	45	240	mA
3.0 host / 1 SS Device and Hub in U0	45	356	mA
3.0 host / 2 SS Devices and Hub in U1 / U2	45	301	mA
3.0 host / 2 SS Devices and Hub in U0	45	457	mA
3.0 host / 3 SS Devices and Hub in U1 / U2	45	372	mA
3.0 host / 3 SS Devices and Hub in U0	45	563	mA
3.0 host / 4 SS Devices and Hub in U1 / U2	45	440	mA
3.0 host / 4 SS Devices and Hub in U0	45	672	mA
3.0 host / 4 SS Devices and Hub in U0 plus Billboard enabled	45	680	mA
3.0 host / 1 SS Device in U0 and 1 HS Device	84	372	mA
3.0 host / 2 SS Devices in U0 and 2 HS Devices	95	512	mA
2.0 host / HS Device	45	55	mA
2.0 host / 4 HS Devices	76	74	mA
2.0 host / 4 HS Devices plus Billboard enabled.	76	76	mA




#### 8 Detailed Description

#### 8.1 Overview

The TUSB8044 is a four-port USB 3.1 Gen1 compliant hub. It provides simultaneous SuperSpeed USB and high-speed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, full-speed, or low-speed connections on the downstream ports. When the upstream port is connected to an electrical environment that only supports high-speed or full-speed/low-speed connections, SuperSpeed USB connectivity is disabled on the downstream ports. When the upstream port is connected to an electrical environment that only supports full-speed/low-speed connections, SuperSpeed USB and high-speed connectivity are disabled on the downstream ports.

#### 8.2 Functional Block Diagram



Copyright @ 2017, Texas Instruments Incorporated

#### 8.3 Feature Description

#### 8.3.1 Battery Charging Features

The TUSB8044 provides support for USB Battery Charging (BC1.2) and custom charging. Battery charging support may be enabled on a per port basis through the REG\_6h(batEn[3:0]).

USB Battery charging support includes both Charging Downstream Port (CDP) and Dedicated Charging Port (DCP) modes. The DCP mode is compliant with the Chinese Telecommunications Industry Standard YD/T 1591-2009. CDP is enabled when the upstream port has detected valid VBUS, configured, and host sets port power. When the upstream port is not connected and battery charging support is enabled, the TUSB8044 will enable DCP mode.

In addition to USB Battery charging (BC1.2), the TUSB8044 supports custom charging indications: Divider Charging (ACP3, ACP2, ACP1 modes), and Galaxy compatible charging. These custom charging modes are only supported when upstream port is unconnected and AUTOMODE is enabled. When in AUTOMODE and upstream port is disconnected, the port will automatically transition from ACP mode to the DCP mode depending on the portable device connected. The divided mode places a fixed DC voltage on the ports DP and DM signals which allows some devices to identify the capabilities of the charger. The default divider mode indicates support for up to 10W (ACP3). The divider mode can be configured to report a lower-current setting (up to 5 W) through REG\_0Ah (HiCurAcpModeEn).

When the upstream port is not connected and battery charging support is enabled for a port, the TUSB8044 drives the port power enable active. If AUTOMODE is disabled, then DCP mode is used. If AUTOMODE is enabled and FullAutoEn bit is cleared (Reg\_25h Bit 0), then TUSB8044 will start with highest enabled divider current mode (ACPx). The TUSB8044 will remain in highest current mode as long as a pull-up is not detected on DP pin. If an pull-up is detected on DP pin, then TUSB8044 will drive the port power enable inactive and switch to Galaxy mode, if enabled, or to DCP mode if Galaxy mode is disabled. The TUSB8044 will again drive the port power enable active. The TUSB8044 will remain in Galaxy mode as long as no pull-up is detected on DP pin. If an pull-up is detected on DP pin, then TUSB8044 will drive the port power enable inactive and transition to DCP mode. The TUSB8044 will again drive the port power enable active. In DCP mode, the TUSB8044 will look for a pull-up detected on DP pin or RxVdat. If a pull-up or RxVdat is detected on DP, the TUSB8044 will drive the port power enable inactive and transition back to ACPx mode. This sequence will repeat until upstream port is connected.

When Automatic mode is enabled and full automatic mode (FullAutoEn Reg\_25h bit 0) is enabled, TUSB8044 will perform same sequence described in previous paragraph with the addition of attempting all supported ACPx modes before sequencing to Galaxy Mode (if enabled) or DCP mode.

The supported battery charging modes when TUSB8044 configured for SMBus or external EEPROM is detailed in Battery Charging Modes with SMBus/EEPROM Table.

The supported battery charging modes when TUSB8044 configured for I2C but without an external EEPROM is determined by the sampled state of the pins. These modes are detailed in Battery Charging Modes without EEPROM Table.

# TEXAS INSTRUMENTS

# **Feature Description (continued)**

## Table 1. TUSB8044 Battery Charging Modes with SMBus or I2C EEPROM

batEn[n] Reg_06h Bits 3:0	Upstream VBUS	HiCurAcpMode En Reg_0Ah Bit 4	autoModeEnz Reg_0Ah Bit 1	FullAutoEn Reg_25h Bit 0	Galaxy_Enz Reg_25h Bit 1	Battery Charging Mode Port x (x = n + 1)	
0	Don't Care	Don't Care	Don't Care	Don't Care	Don't Care	No Charging support	
1	> 4V	Don't Care	Don't Care	Don't Care	Don't Care	CDP	
1	< 4V	Don't Care	1	Don't Care	Don't Care	DCP	
1	< 4V	0	0	1	1	AUTOMODE enabled. Sequences through all ACPx modes and DCP with the exception of ACP3 Alternate ACP2, ACP1, DCP	
1	< 4V	1	0	1	1	AUTOMODE enabled. Sequences through all ACPx modes and DCP. Alternate ACP3, ACP2, ACP1, DCP	
1	< 4 V	0	0	0	1	AUTOMODE enabled. Sequences between ACP2 and DCP. Alternate ACP2, DCP	
1	< 4V	1	0	0	1	AUTOMODE enabled. Sequences between ACP3 and DCP. Alternate ACP3, DCP	
1	< 4V	0	0	1	0	AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP2, ACP1, Galaxy, DCP.	
1	< 4V	1	0	1	0	AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP3, ACP2, ACP1, Galaxy, DCP	
1	< 4V	0	0	0	0	AUTOMODE enabled with Galaxy compatible charging support. Alternate ACP2, Galaxy, DCP	
1	< 4V	1	0	0	0	AUTOMODE enabled with Galaxy compatible charging support.  Alternate ACP3, Galaxy, DCP	

## Table 2. TUSB8044 Battery Charging Modes I2C Mode without EEPROM

BATEN[3:0] pins	Upstream VBUS	Galaxy_Enz OTP	Battery Charging Mode Port x (x = n + 1)
0	Don't Care	Don't Care	No Charging support
1	> 4V	Don't Care	CDP
1	< 4V	0	AUTOMODE enabled with Galaxy compatible charging support. Sequences through all ACPx modes.  Alternate ACP3, ACP2, ACP1, Galaxy, DCP.
1	< 4V	1	AUTOMODE enabled. Sequences through all ACPx modes. Alternate ACP3, ACP2, ACP1, DCP.

## 8.3.2 USB Power Management

The TUSB8044 can be configured for power switched applications using either per-port (Full power managed) or ganged power-enable controls and over-current status inputs. When battery charge is enabled, the TUSB8044 will always function in full power managed.

Power switch support is enabled by REG\_5h (fullPwrMgmtz) and the per-port or ganged mode is configured by REG\_5h(ganged).

The TUSB8044 supports both active high and active low power-enable controls. The PWRCTL[4:1] polarity is configured by REG\_Ah(pwrctlPol).

#### 8.3.3 I<sup>2</sup>C Programming Support Using Internal Hid to I<sup>2</sup>C Interface

The TUSB8044 I<sup>2</sup>C programming mode is supported using class-specific requests through the HID interface. The HID's embedded port will be numbered 1 greater than the highest numbered exposed port. The internal HID to I<sup>2</sup>C function of the TUSB8044 does not have an interrupt OUT endpoint. The TUSB8044 supports *GET REPORT* (*Input*) through the HID interrupt and control endpoints. The *GET REPORT* (*Feature*) and *SET REPORT* (*Output*) occurs through the control endpoint.

Table 3. HID Requests I<sup>2</sup>C Programming Support

COMMAND	bmRequestType	bRequest	wValue	wIndex	wLength	DATA
Setup field Offset	Offset = 0	Offset = 1	Offset = 2	Offset = 4	Offset = 6	N/A
GET REPORT	A1H	01H	0100H – input 0300H - feature	0000H	Report Length	Report
SET REPORT	21H	09H	0200H – output	0000H	Report Length	Report

Other HID class specific requests are optional and not supported (SET IDLE, SET PROTOCOL, GET IDLE, GET PROTOCOL). Also report IDs are not required since all requests are not interleaved.

# TEXAS INSTRUMENTS

#### 8.3.3.1 SET REPORT (Output)

Report length includes overhead bytes (1 byte of opcode, 1 byte of device address and 2 bytes of data length) and must match the number of bytes sent in the data stage or the request will be stalled.

- 1-byte opcode
  - 0x01 read I2C
  - 0x02 write I2C with stop
  - 0x03 write I2C without stop (use to set sub-address prior to read)
- 1-byte I2C slave (7-bit) address
- · 2-byte I2C transaction data length
- "length" bytes of Data for a write, but none for a read.

Set Report status stage reports only the status of the receipt and validity of the request, not the status of the I<sup>2</sup>C transaction. As long as the fields construct a valid request, the status stage will be Acked by a null packet. Otherwise, it will be STALLed. For example, if the report\_length is longer than the amount of data sent before the status stage or the wLength is greater than the number of bytes of data sent in the data stage, the status stage will be STALLed. If the number of bytes sent in the data stage is greater than wLength or report\_length, the data stage will be STALLED.

Software shall ensure properly formatted commands and data responses. The sum of the start address and wLength shall be less than the total size of the address range of the target device in a properly formatted command. Hardware shall wrap any data addresses above FFFFh and shall discard any data transmitted greater than wLength and return STALL. A STALL will also be returned if opcode is 00h.

The I<sup>2</sup>C master that performs the I<sup>2</sup>C reads and writes initiated through USB HID interface supports clock stretching. It operates at 400 kHz by default, but can be configured for 100 kHz through eFuse or register.

If the TUSB8044 is suspended (L2) by the USB host, the USB HID interface must enter suspend, but the I<sup>2</sup>C master shall remain active while attempting to complete an active I<sup>2</sup>C write request. An active I<sup>2</sup>C read request may be aborted if the TUSB8044 enters USB suspend state. Per the USB specification, the USB host should not suspend the HID interface while an I<sup>2</sup>C read or write is still in progress. The USB HID interface shall refuse requests to enter USB 2.0 sleep mode (L1) while an I<sup>2</sup>C read or write is in progress.

#### 8.3.3.2 GET REPORT (Feature)

This HID Report will always return a 2-byte constant (0x82FF) which can be used to identify compatible HID devices even if the customer changes the VID/PID.

#### 8.3.3.3 GET REPORT (Input)

A report length of one reports the status byte only. To receive a report with data, the report length must be the length of the data, plus one byte for status and two bytes for the length field.

- 1-byte Status
  - 0 Success
  - 1 Fail timeout (35 ms)
  - 2 Fail Address nak
  - 3 Fail data nak
- 2-byte length
- "length" bytes of Data for a read, but not for a write or a feature report.

A Get Report (input) request is required for both read and write. The interrupt endpoint will NAK until the I<sup>2</sup>C transaction is complete, so that it can report length, data for a read, and final status.



#### 8.3.4 USB2.0 Billboard

Integrated in the TUSB8044 is a USB2.0 Billboard device which complies to the "USB Device Class Definition for Billboard Devices Version 1.1" specification. The billboard device is attached to the highest number downstream port of TUSB8044 USB2.0 hub. The purpose of the billboard is to communicate Alternate Mode status to the host system. The TUSB8044 supports only one Alternate Mode.

There are three pins, typically controlled by a USB Power Deliver (USB PD) controller, used to configure TUSB8044 Billboard functionality: BBEN, BBbmConfigured0, and BBbmConfigured1. The pins are only used when I2C mode is selected. If SMBus mode is selected, then TUSB8044 registers are used instead.

BBEN controls whether or not Billboard is presented to the Host system. When BBEN pin is high, the Billboard is presented to the Host system.

BBbmConfigured[1:0] pins map directly to the bmConfigured fields in the Billboard Capability Descriptor. These two pins must be set to reflect the Alternate Mode status before BBEN is asserted high. If Alternate Mode status changes after BBEN is high, BBEN must be transitioned low, BBbmConfigured[1:0] pins updated to reflect new status, and then BBEN asserted high. For cases in which USB PD controller only has one available GPIO to control TUSB8044 Billboard functionality, BBbmConfigured[1:0] pins should be tied to GND and BBEN pin must be asserted when an Alternate Mode failure occurs.

The TUSB8044 billboard capability descriptor fields can be changed using an external EEPROM. At power-up, the unique billboard fields from external EEPROM are loaded into TUSB8044 billboard. Fields controlled by EEPROM are described in Table 4. When an EEPROM is not used, the TUSB8044's default values as indicated in Table 4 is used.

**Table 4. EEPROM Billboard Capability Descriptor Map** 

SIZE	I2C EEPROM ADDRESS	TUSB8044 DEFAULT WHEN EEPROM NOT USED	DESCRIPTION		
2-bytes	0x28,0x27	0xFF01 (DisplayPort)	SVID.		
2-bytes	0x2A,0x29	0x82EE	Billboard PID. Billboard and hub will share the same VID.		
1-byte	0x2B	0x80	Billboard Configuration. When EEPROM used, this field must be set to 0x80.		
1-byte	0x2C	0 = use default string in ROM	BBString1Len. # of Unicode characters (2 bytes each) in string 1. BBString1Len size + BBString2Len size must be <= 480 bytes, or < 480 if # characters in string 1 is odd, because string 2 must start on an address that is a multiple of 4 (bytes).		
1-byte	0x2D	0 = use default string in ROM	BBString2Len. # of Unicode characters (2 bytes each) ir string 2.		
	http://www.displaypor		String 1. AdditionalInfoURL – required string descriptor providing a URL where the user can go to get more detailed information about the product and the various Alternate Modes it supports.		
480 bytes	0x100	"DisplayPort"	String 2. AlternateModeString – optional string to describe the alternate mode, which may include a URL. From Billboard spec, An example string is DisplayPort to VGA adapter. For further assistance, see <a href="http://help.vesa.org/dp-usb-type-c/">http://help.vesa.org/dp-usb-type-c/</a> .		

# TEXAS INSTRUMENTS

#### 8.3.5 One Time Programmable (OTP) Configuration

The TUSB8044 allows device configuration through one time programmable non-volatile memory (OTP). The programming of the OTP is supported using vendor-defined USB device requests. For details using the OTP features please contact your TI representative.

Table 5 provides a list features which may be configured using the OTP.

**Table 5. OTP Configurable Features** 

CONFIGURATION REGISTER OFFSET	BIT FIELD	DESCRIPTION
REG_01h	[7:0]	Vendor ID LSB
REG_02h	[7:0]	Vendor ID MSB
REG_03h	[7:0]	Product ID LSB
REG_04h	[7:0]	Product ID MSB
REG_07h	[0]	Port removable configuration for downstream ports 1. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable.
REG_07h	[1]	Port removable configuration for downstream ports 2. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable.
REG_07h	[2]	Port removable configuration for downstream ports 3. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable.
REG_07h	[3]	Port removable configuration for downstream ports 4. OTP configuration is inverse of rmbl[3:0], i.e. 1 = not removable, 0 = removable.
REG_08h	[3:0]	Port used Configured register.
REG_0Ah	[3]	Enable Device Attach Detection
REG_0Ah	[4]	High-current divider mode enable.
REG_0Bh	[0]	USB 2.0 port polarity configuration for downstream ports 1.
REG_0Bh	[1]	USB 2.0 port polarity configuration for downstream ports 2.
REG_0Bh	[2]	USB 2.0 port polarity configuration for downstream ports 3.
REG_0Bh	[3]	USB 2.0 port polarity configuration for downstream ports 4.
REG_25h	[4:0]	Device Configuration Register 3
REG_26h	[3:0]	USB2.0 Only Port Register
REG_F0h	[3:1]	USB power switch power-on delay.



#### 8.3.6 Clock Generation

The TUSB8044 accepts a crystal input to drive an internal oscillator or an external clock source. If a clock is provided to XI instead of a crystal, XO is left open. Otherwise, if a crystal is used, the connection needs to follow the guidelines below. Since XI and XO are coupled to other leads and supplies on the PCB, it is important to keep them as short as possible and away from any switching leads. It is also recommended to minimize the capacitance between XI and XO. This can be accomplished by shielding C1 and C2 with the clean ground lines.




Figure 2. TUSB8044 Clock





#### 8.3.7 Crystal Requirements

The crystal must be fundamental mode with load capacitance of 12 pF - 24 pF and frequency stability rating of  $\pm 100$  PPM or better. To ensure proper startup oscillation condition, a maximum crystal equivalent series resistance (ESR) of 50  $\Omega$  is recommended. A parallel load capacitor should be used if a crystal source is used. The exact load capacitance value used depends on the crystal vendor. Refer to application note *Selection and Specification for Crystals for Texas Instruments USB2.0 devices* (SLLA122) for details on how to determine the load capacitance value.

#### 8.3.8 Input Clock Requirements

When using an external clock source such as an oscillator, the reference clock should have a ±100 PPM or better frequency stability and have less than 50-ps absolute peak to peak jitter or less than 25-ps peak to peak jitter after applying the USB 3.1 jitter transfer function. XI should be tied to the 1.8-V clock source and XO should be left floating.

#### 8.3.9 Power-Up and Reset

The TUSB8044 does not have specific power sequencing requirements with respect to the core power (VDD) or I/O and analog power (VDD33) as long as GRSTz is held in an asserted state while supplies ramp. The core power (VDD) or I/O power (VDD33) may be powered up for an indefinite period of time while the other is not powered up if all of these constraints are met:

- All maximum ratings and recommended operating conditions are observed.
- All warnings about exposure to maximum rated and recommended conditions are observed, particularly junction temperature. These apply to power transitions as well as normal operation.
- Bus contention while VDD33 is powered up must be limited to 100 hours over the projected life-time of the
  device.
- Bus contention while VDD33 is powered down may violate the absolute maximum ratings.

A supply bus is powered up when the voltage is within the recommended operating range. It is powered down when it is below that range, either stable or in transition.

A minimum reset duration of 3 ms is required. This is defined as the time when the power supplies are in the recommended operating range to the de-assertion of GRSTz. This can be generated using programmable-delay supervisory device or using an RC circuit. When a RC circuit is used, the external capacitor size chosen must be large enough to meet the 3ms minimum duration requirement. The R of the RC circuit is the internal R<sub>PLI</sub>.

Product Folder Links: TUSB8044

Submit Documentation Feedback



## 8.4 Device Functional Modes

#### 8.4.1 External Configuration Interface

The TUSB8044 supports a serial interface for configuration register access. The device may be configured by an attached I<sup>2</sup>C EEPROM or accessed as a slave by an external SMBus master. The external interface is enabled when both the SCL/SMBCLK and SDA/SMBDAT pins are pulled up to 3.3 V at the de-assertion of reset. The mode, I<sup>2</sup>C master or SMBus slave, is determined by the state of SMBUSz/SS\_SUSPEND pin at reset. With the integrated USB HID to I<sup>2</sup>C master, the I<sup>2</sup>C interface can also be used to program an external EEPROM or perform updates of an external MCU's firmware.

#### 8.4.2 I<sup>2</sup>C EEPROM Operation

The TUSB8044 supports a single-master, fast mode (400KHz) connection to a dedicated  $I^2C$  EEPROM when the  $I^2C$  interface mode is enabled. In  $I^2C$  mode, the TUSB8044 reads the contents of the EEPROM at bus address 1010000b using 7-bit addressing starting at address 0. The TUSB8044 will read the entire EEPROM contents using a single burst read transaction. The burst read transaction will end when the address reaches 2DFh.

If the value of the EEPROM contents at address byte 00h equals 55h, the TUSB8044 loads the configuration registers according to the EEPROM map. If the first byte is not 55h, the TUSB8044 exits the I<sup>2</sup>C mode and continues execution with the default values in the configuration registers. The hub will not connect on the upstream port until the configuration is completed.

#### NOTE

The bytes located above offset Ah are optional. The requirement for data in those addresses is dependent on the options configured in the Device Configuration, and Device Configuration 2 registers.

The minimum size I<sup>2</sup>C EEPROM required is 8Kbit.

For details on I<sup>2</sup>C operation refer to the UM10204 I<sup>2</sup>C-bus Specification and User Manual.

#### 8.4.3 Port Configuration

The TUSB8044 port configurations can be selected by registers or efuse. The Port Used Configuration register (USED[3:0]) define how many ports can possibly be reported by the hub. The device removable configuration register (RMBL[3:0]) define if the ports that are reported as used have permanently connected devices or not. The USB 2.0 Only Port register (USB2\_ONLY[3:0]) define whether or a used port is reported as part of the USB 2.0 hub or both the USB2.0 and USB3.1 hubs. The USB2\_ONLY field will enable the USB2.0 port even if the corresponding USED bit is low. The internal HID port will always be the second highest number USB2.0 port. The billboard port will always be the highest number USB2.0 port. The table below shows examples of the possible combinations.

# TEXAS INSTRUMENTS

# **Device Functional Modes (continued)**

# Table 6. TUSB8044 Downstream Port Configuration Examples

USED[3:0]	RMBL[3:0]	USB2_ONLY [3:0]	Reported Port Configuration	Physical to Logical Port mapping
1111	1111	0000	4 Port USB3.1 Hub 6 Port USB2.0 Hub Port 5 is permanently attached HID Port 6 is permanently attached Billboard	Physical1 => Logical Port1 for USB3.1 and USB2.0. Physical2 => Logical Port2 for USB3.1 and USB2.0. Physical3 => Logical Port3 for USB3.1 and USB2.0. Physical4 => Logical Port4 for USB3.1 and USB2.0. Physical5 => Logical Port5 for USB2.0. Physical6 => Logical Port6 for USB2.0.
1110	1111	0000	3 Port USB3.1 Hub 5 Port USB2.0 Hub Port 4 is permanently attached HID Port 5 is permanently attached Billboard.	Physical1 Not used. Physical2 => Logical Port1 for USB3.1 and USB2.0. Physical3 => Logical Port2 for USB3.1 and USB2.0. Physical4 => Logical Port3 for USB3.1 and USB2.0. Physical5 => Logical Port4 for USB 2.0. Physical6 => Logical Port5 for USB2.0.
1100	0111	0000	2 Port USB 3.1 Hub 4 Port USB2.0 hub with permanently attached device on Port 2 Port 3 is a permanently attached HID Port 4 is a permanently attached Billboard	Physical1 Not used. Physical2 Not used. Physical3 => Logical Port1 for USB3.1 and USB2.0. Physical4 => Logical Port2 for USB3.1 and USB2.0. Physical5 => Logical Port3 for USB2.0. Physical6 => Logical Port4 for USB2.0.
0011	1111	0010	1 Port USB 3.1 Hub 4 Port USB 2.0 Hub Port 3 is a permanently attached HID Port 4 is a permanently attached Billboard	Physical1 => Logical Port1 for USB3.1 and USB2.0. Physical2 => Logical Port2 for USB2.0. Physical3 Not Used. Physical4 Not used. Physical5 => Logical Port3 for USB2.0. Physical6 => Logical Port4 for USB2.0.
1000	1111	0010	1 Port USB 3.1 Hub 4 Port USB 2.0 Hub Port 3 is a permanently attached HID Port 4 is a permanently attached Billboard	Physical1 Not used. Physical2 => Logical Port2 for USB2.0. Physical3 Not used Physical4 => Logical Port1 for USB3.1 and USB2.0. Physical5 => Logical Port3 for USB2.0. Physical6 => Logical Port4 for USB2.0.
1111	1111	1110	1 Port USB 3.1 Hub 6 Port USB 2.0 Hub Port 5 is a permanently attached HID Port 6 is a permanently attached Billboard	Physical1 => Logical Port1 for USB3.1 and USB2.0. Physical2 => Logical Port2 for USB2.0. Physical3 => Logical Port3 for USB2.0. Physical4 => Logical Port4 for USB2.0. Physical5 => Logical Port5 for USB2.0. Physical6 => Logical Port6 for USB2.0.
1010	N/A	0x0x	Invalid combination when USB2_ONLY = 0000, 0001, 0100, or 0101. If invalid combination is used, then physical port 4 will not operate at USB3.1 Gen 1 speeds.	, , , , , , , , , , , , , , , , , , , ,
1011	N/A	0x01	Invalid combination when USB2_ONLY = 0001 or 0101. If invalid combination is used, then physical port 4 will not operate at USB3.1 Gen 1 speeds.	
1110	N/A	010x	Invalid combination when USB2_ONLY = 0100 or 0101. If invalid combination is used, then physical port 4 will not operate at USB3.1 Gen 1 speeds.	



# **Device Functional Modes (continued)**

## Table 6. TUSB8044 Downstream Port Configuration Examples (continued)

USED[3:0]	RMBL[3:0]	USB2_ONLY [3:0]	Reported Port Configuration	Physical to Logical Port mapping
1111	N/A	0101	Invalid combination when USB2_ONLY = 0101. If invalid combination is used, then physical port 4 will not operate at USB3.1 Gen 1 speeds.	

# TEXAS INSTRUMENTS

#### 8.4.4 SMBus Slave Operation

When the SMBus interface mode is enabled, the TUSB8044 supports read block and write block protocols as a slave-only SMBus device.

If the TUSB8044 is addressed by a host using an unsupported protocol it will not respond. The TUSB8044 waits indefinitely for configuration by the SMBus host and will not connect on the upstream port until the SMBus host indicates configuration is complete by clearing the CFG\_ACTIVE bit.

Table 7. TUSB8044 SMBus 7-bit address Mapping

TUSB8044 7-bit Address	Register Range	Description
7'b1000100	00h thru FFh	Base 0 Registers
7'b1000101	100h thru 1FFh	Base 1 Registers for Billboard string 1 and 2
7'b1000110	200h thru 2DFh	Base 2 Registers for Billboard string 1 and 2

For details on SMBus requirements, refer to the System Management Bus Specification.

Product Folder Links: TUSB8044

Submit Documentation Feedback



## 8.5 Register Maps

#### 8.5.1 Configuration Registers

The internal configuration registers are accessed on byte boundaries. The configuration register values are loaded with defaults but can be over-written when the TUSB8044 is in  $I^2C$  or SMBus mode.

Table 8. TUSB8044 Register Map

Table 0. 100b0044 (vegister map								
BYTE ADDRESS	CONTENTS	EEPROM CONFIGURABLE						
00h	ROM Signature Register	Yes						
01h	Vendor ID LSB	Yes						
02h	Vendor ID MSB	Yes						
03h	Product ID LSB	Yes						
04h	Product ID MSB	Yes						
05h	Device Configuration Register	Yes						
06h	Battery Charging Support Register	Yes						
07h	Device Removable Configuration Register	Yes						
08h	Port Used Configuration Register	Yes						
09h	Reserved. Must default to 00h.	Yes						
0Ah	Device Configuration Register 2	Yes						
0Bh	USB 2.0 Port Polarity Control Register	Yes						
0Ch-0Fh	Reserved	No						
10h-1Fh	UUID Byte [15:0]	No						
20h-21h	LangID Byte [1:0]	Yes						
22h	Serial Number Length	Yes						
23h	Manufacturer String Length	Yes						
24h	Product String Length	Yes						
25h	Device Configuration Register 3	Yes						
26h	USB 2.0 Only Port Register	Yes						
27h	Billboard SVID LSB	Yes						
28h	Billboard SVID MSB	Yes						
29h	Billboard PID LSB	Yes						
2Ah	Billboard PID MSB	Yes						
2Bh	Billboard Configuration	Yes						
2Ch	Billboard String1Len	Yes						
2Dh	Billboard String2Len	Yes						
2Eh	Reserved	No						
2Fh	Reserved	No						
30h-4Fh	Serial Number String Byte [31:0]	Yes						
50h-8Fh	Manufacturer String Byte [63:0]	Yes						
90h-CFh	Product String Byte [63:0]	Yes						
D0h-D4h	Reserved	Yes <sup>(1)</sup>						
D5h-D7h	Reserved	No						
D8h-DCh	Reserved	Yes <sup>(1)</sup>						
DDh-EFh	Reserved	No						
F0h	Additional Features Configuration Register	Yes						
F1h-F7h	Reserved	No						
F8h	SMBus Device Status and Command Register	No						
F9h - FFh	Reserved	No						
100h - 2DFh	USB Billboard Strings 1 and 2	Yes						
10011 ZD111	COD Dimodra Offingo 1 and 2							





#### 8.5.2 ROM Signature Register

#### Figure 3. Register Offset 0h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

#### Table 9. Bit Descriptions - ROM Signature Register

Bit	Field	Туре	Description
7:0	romSignature	RW	ROM Signature Register. This register is used by the TUSB8044 in I <sup>2</sup> C mode to validate the attached EEPROM has been programmed. The first byte of the EEPROM is compared to the mask 55h and if not a match, the TUSB8044 aborts the EEPROM load and executes with the register defaults.

#### 8.5.3 Vendor ID LSB Register

## Figure 4. Register Offset 1h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	1	0	1	0	0	0	1

## Table 10. Bit Descriptions - Vendor ID LSB Register

Bit	Field	Туре	Description
7:0	vendorldLsb	RO/RW	Vendor ID LSB. Least significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 51h representing the LSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID.  Value used for this field will be the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field will be the non-zero value from OTP. If a zero value is written by OTP, then value used for this field will be 51h.

#### 8.5.4 Vendor ID MSB Register

#### Figure 5. Register Offset 2h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	1	0	0

#### Table 11. Bit Descriptions - Vendor ID MSB Register

Bit	Field	Туре	Description
7:0	vendorldMsb	RO/RW	Vendor ID MSB. Most significant byte of the unique vendor ID assigned by the USB-IF; the default value of this register is 04h representing the MSB of the TI Vendor ID 0451h. The value may be over-written to indicate a customer Vendor ID.  Value used for this field will be the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field will be the non-zero value from OTP. If a zero value is written by OTP, then value used for this field will be 04h.



# 8.5.5 Product ID LSB Register

# Figure 6. Register Offset 3h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	1	0	0	0	0	0	0

## Table 12. Bit Descriptions - Product ID LSB Register

Bit	Field	Туре	Description
7:0	productIdLsb	RO/RW	Product ID LSB. Least significant byte of the product ID assigned by Texas Instruments and reported in the SuperSpeed Device descriptor. the default value of this register is 40h representing the LSB of the SuperSpeed product ID assigned by Texas Instruments The value reported in the USB 2.0 Device descriptor is the value of this register bit wise XORed with 00000010b. The value may be over-written to indicate a customer product ID.  Value used for this field will be the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field will be the non-zero value from OTP. If a zero value is written by OTP, then value used for this field will be 40h.

## 8.5.6 Product ID MSB Register

## Figure 7. Register Offset 4h

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	0	0	0	0	1	0	0

## Table 13. Bit Descriptions – Product ID MSB Register

Bit	Field	Туре	Description
7:0	productIdMsb	RO/RW	Product ID MSB. Most significant byte of the product ID assigned by Texas Instruments; the default value of this register is 84h representing the MSB of the product ID assigned by Texas Instruments. The value may be over-written to indicate a customer product ID. Value used for this field will be the non-zero value written by EEPROM/SMBus to both PID and VID. If a zero value is written by EEPROM/SMbus to both PID and VID, then value used for this field will be the non-zero value from OTP. If a zero value is written by OTP, then value used for this field will be 84h.



## 8.5.7 Device Configuration Register

## Figure 8. Register Offset 5h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0

# Table 14. Bit Descriptions – Device Configuration Register

Bit	Field	Туре	Description
7	customStrings	RW	Custom strings enable. This bit controls the ability to write to the Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers  0 = The Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers are read only  1 = The Manufacturer String Length, Manufacturer String, Product String Length, Product String, and Language ID registers may be loaded by EEPROM or written by SMBus  The default value of this bit is 0.
6	customSernum	RW	Custom serial number enable. This bit controls the ability to write to the serial number registers.  0 = The Serial Number String Length and Serial Number String registers are read only  1 = Serial Number String Length and Serial Number String registers may be loaded by EEPROM or written by SMBus  The default value of this bit is 0.
5	u1u2Disable	RW	U1 U2 Disable. This bit controls the U1/U2 support.  0 = U1/U2 support is enabled  1 = U1/U2 support is disabled, the TUSB8044 will not initiate or accept any U1 or U2 requests on any port, upstream or downstream, unless it receives or sends a Force_LinkPM_Accept LMP. After receiving or sending an FLPMA LMP, it will continue to enable U1 and U2 according to USB 3.1 protocol until it gets a power-on reset or is disconnected on its upstream port.  When the TUSB8044 is in I <sup>2</sup> C mode, the TUSB8044 loads this bit from the contents of the EEPROM.  When the TUSB8044 is in SMBUS mode, the value may be overwritten by an SMBus host.
4	RSVD	RO	Reserved. This bit is reserved and returns 1 when read.
3	ganged	RW	Ganged.  0 = When fullPwrMgmtz = 0, each port is individually power switched and enabled by the PWRCTL[4:1]/BATEN[4:1] pins  1 = When fullPwrMgmtz = 0, the power switch control for all ports is ganged and enabled by the PWRCTL[4:1]/BATEN1 pin  When the TUSB8044 is in I <sup>2</sup> C mode, the TUSB8044 loads this bit from the contents of the EEPROM.  When the TUSB8044 is in SMBUS mode, the value may be overwritten by an SMBus host.
2	fullPwrMgmtz	RW	Full Power Management.  0 = Port power switching status reporting is enabled  1 = Port power switching status reporting is disabled  When the TUSB8044 is in I <sup>2</sup> C mode, the TUSB8044 loads this bit from the contents of the EEPROM.  When the TUSB8044 is in SMBUS mode, the value may be overwritten by an SMBus host.
1	u1u2TimerOvr	RW	U1 U2 Timer Override. When this field is set, the TUSB8044 will override the downstream ports U1/U2 timeout values set by USB3.1 Host software. If software sets value in the range of 1h - FFh, the TUSB8044 will use the value of FFh. If software sets value to 0, then TUSB8044 will use value of 0.
0	RSVD	RO	Reserved. This field is reserved and returns 0 when read.



# 8.5.8 Battery Charging Support Register

#### Figure 9. Register Offset 6h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	Χ	X	Χ	X

#### Table 15. Bit Descriptions - Battery Charging Support Register

Bit	Field	Туре	Description
7:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	batEn[3:0]	RW	Battery Charger Support. The bits in this field indicate whether the downstream port implements the charging port features.  0 = The port is not enabled for battery charging support features  1 = The port is enabled for battery charging support features  Each bit corresponds directly to a downstream port, i.e. batEn0 corresponds to downstream port 1, and batEN1 corresponds to downstream port 2.  The default value for these bits are loaded at the de-assertion of reset with the value of PWRCTL/BATEN[3:0].  When in I2C/SMBus mode the bits in this field may be over-written by EEPROM contents or by an SMBus host.

## 8.5.9 Device Removable Configuration Register

## Figure 10. Register Offset 7h

	Bit No.	7	6	5	4	3	2	1	0
F	Reset State	0	0	0	0	Х	Х	Х	Х

## Table 16. Bit Descriptions - Device Removable Configuration Register

Bit	Field	Туре	Description
7	customRmbl	RW	Custom Removable. This bit controls the ability to write to the port removable bits, port used bits, and USB2_ONLY bits.  0 = rmbl[3:0], used[3:0], and USB2_ONLY[3:0] are read only and the values are loaded from the OTP ROM  1 = rmbl[3:0], used[3:0], and USB2_ONLY[3:0] are read/write and can be loaded by EEPROM or written by SMBus  This bit may be written simultaneously with rmbl[3:0].
6:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	rmbl[3:0]	RO/RW	Removable. The bits in this field indicate whether a device attached to downstream ports 4 through 1 are removable or permanently attached. 0 = The device attached to the port is not removable 1 = The device attached to the port is removable Each bit corresponds directly to a downstream port n + 1, i.e. rmbl0 corresponds to downstream port 1, rmbl1 corresponds to downstream port 2, etc.  This field is read only unless the customRmbl bit is set to 1. Otherwise the value of this filed reflects the inverted values of the OTP ROM non_rmb[3:0] field.

## 8.5.10 Port Used Configuration Register

## Figure 11. Register Offset 8h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	1	1	1

## Table 17. Bit Descriptions – Port Used Configuration Register

Bit	Field	Туре	Description
7:4	RSVD	RO	Reserved. Read only.
3:0	used[3:0]	RO/RW	Used. The bits in this field indicate whether a port is enabled.  0 = The port is not used or disabled  1 = The port is used or enabled  Each bit corresponds directly to a downstream port, i.e. used0  corresponds to downstream port 1, used1 corresponds to downstream port 2, etc. All combinations are supported with the exception of both ports 1 and 3 marked as disabled. This field is read only unless the customRmbl bit is set to 1. When the corresponding USB2_ONLY bit is set, the USB2 port will be used and enabled regardless of the bit programmed into this field.



## 8.5.11 Device Configuration Register 2

## Figure 12. Register Offset Ah

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	Χ	1	0	0	0	0

## Table 18. Bit Descriptions – Device Configuration Register 2

			Device Configuration Register 2		
Bit	Field	Туре	Description		
7	Reserved	RO	Reserved. Read-only, returns 0 when read.		
6	customBCfeatures	RW	Custom Battery Charging Feature Enable. This bit controls the ability to write to the battery charging feature configuration controls.  0 = The HiCurAcpModeEn is read only and the values are loaded from the OTP ROM.  1 = The HiCurAcpModeEn bit is read/write and can be loaded by EEPROM or written by SMBus.  This bit may be written simultaneously with HiCurAcpModeEn.		
5	pwrctlPol	RW	Power enable polarity. This bit is loaded at the de-assertion of reset with the value of the PWRCTL_POL pin.  0 = PWRCTL polarity is active low  1 = PWRCTL polarity is active high  When the TUSB8044 is in I <sup>2</sup> C mode, the TUSB8044 loads this bit from the contents of the EEPROM.  When the TUSB8044 is in SMBUS mode, the value may be overwritten by an SMBus host.		
4	HiCurAcpModeEn	RO/RW	High-current ACP mode enable. This bit enables the high-current tablet charging mode when the automatic battery charging mode is enabled for downstream ports.  0 = High current divider mode disabled . High current is ACP2 (default)  1 = High current divider mode enabled. High current mode is ACP3  This bit is read only unless the customBCfeatures bit is set to 1. If customBCfeatures is 0, the value of this bit reflects the value of the OTP ROM HiCurAcpModeEn bit.		
3:2	Reserved	RW	Reserved		
1	autoModeEnz	RW	Automatic Mode Enable. The automatic mode only applies to downstream ports with battery charging enabled when the upstream port is not connected. Under these conditions:  0 = Automatic mode battery charging features are enabled.  1 = Automatic mode is disabled; only Battery Charging DCP and CDP mode is supported.  NOTE: When the upstream port is connected, Battery Charging CDP mode will be supported on all ports that are enabled for battery charging support regardless of the value of this bit.		
0	RSVD	RO	Reserved. Read only, returns 0 when read.		



# Instruments

# 8.5.12 USB 2.0 Port Polarity Control Register

## Figure 13. Register Offset Bh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## Table 19. Bit Descriptions - USB 2.0 Port Polarity Control Register

Di4	Field		Description
Bit	rieiu	Туре	Description  Custom USP 2.0 Polarity. This hit controls the shilling to purity the
7	customPolarity	RW	Custom USB 2.0 Polarity. This bit controls the ability to write the p[4:0]_usb2pol bits.  0 = The p[4:0]_usb2pol bits are read only and the values are loaded from the OTP ROM.  1 = The p[4:0]_usb2pol bits are read/write and can be loaded by EEPROM or written by SMBus.  This bit may be written simultaneously with the p[4:0]_usb2pol bits
6:5	RSVD	RO	Reserved. Read only, returns 0 when read.
4	p4_usb2pol	RO/RW	Downstream Port 4 DM/DP Polarity. This controls the polarity of the port.  0 = USB 2.0 port polarity is as documented by the pin out  1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM.  This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p4_usb2pol bit.
3	p3_usb2pol	RO/RW	Downstream Port 3 DM/DP Polarity. This controls the polarity of the port.  0 = USB 2.0 port polarity is as documented by the pin out  1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM.  This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p3_usb2pol bit.
2	p2_usb2pol	RO/RW	Downstream Port 2 DM/DP Polarity. This controls the polarity of the port.  0 = USB 2.0 port polarity is as documented by the pin out  1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM.  This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p2_usb2pol bit.
1	p1_usb2pol	RORW	Downstream Port 1 DM/DP Polarity. This controls the polarity of the port.  0 = USB 2.0 port polarity is as documented by the pin out  1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM.  This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p1_usb2pol bit.
0	p0_usb2pol	RO/RW	Upstream Port DM/DP Polarity. This controls the polarity of the port. 0 = USB 2.0 port polarity is as documented by the pin out 1 = USB 2.0 port polarity is swapped from that documented in the pin out, i.e. DM becomes DP, and DP becomes DM. This bit is read only unless the customPolarity bit is set to 1. If customPolarity is 0 the value of this bit reflects the value of the OTP ROM p0_usb2pol bit.



## 8.5.13 UUID Registers

#### Figure 14. Register Offset 10h-1Fh

Bit No.	7	6	5	4	3	2	1	0
Reset State	X	Х	Χ	Х	Χ	Х	Х	Х

#### Table 20. Bit Descriptions - UUID Byte N Register

Bit	Field	Туре	Description
7:0	uuidByte[n]	RO	UUID byte N. The UUID returned in the Container ID descriptor. The value of this register is provided by the device and is meets the UUID requirements of Internet Engineering Task Force (IETF) RFC 4122 A UUID URN Namespace.

## 8.5.14 Language ID LSB Register

## Figure 15. Register Offset 20h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	1	0	0	1

## Table 21. Bit Descriptions - Language ID LSB Register

Bit	Field	Туре	Description
7:0	langldLsb	RO/RW	Language ID least significant byte. This register contains the value returned in the LSB of the LANGID code in string index 0. The TUSB8044 only supports one language ID. The default value of this register is 09h representing the LSB of the LangID 0409h indicating English United States.  When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host.

## 8.5.15 Language ID MSB Register

## Figure 16. Register Offset 21h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## Table 22. Bit Descriptions – Language ID MSB Register

Bit	Field	Туре	Description
7:0	langldMsb	RO/RW	Language ID most significant byte. This register contains the value returned in the MSB of the LANGID code in string index 0. The TUSB8044 only supports one language ID. The default value of this register is 04h representing the MSB of the LangID 0409h indicating English United States.  When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host.



## 8.5.16 Serial Number String Length Register

#### Figure 17. Register Offset 22h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	1	0	0	0

#### Table 23. Bit Descriptions - Serial Number String Length Register

Bit	Field	Туре	Description
7:6	RSVD	RO	Reserved. Read only, returns 0 when read.
5:0	serNumStringLen	RO/RW	Serial number string length. The string length in bytes for the serial number string. The default value is 18h indicating that a 24 byte serial number string is supported. The maximum string length is 32 bytes. When customSernum is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host. When the field is non-zero, a serial number string of serNumbStringLen bytes is returned at string index 1 from the data contained in the Serial Number String registers.

## 8.5.17 Manufacturer String Length Register

#### Figure 18. Register Offset 23h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

#### Table 24. Bit Descriptions - Manufacturer String Length Register

Bit	Field	Туре	Description
7	RSVD	RO	Reserved. Read only, returns 0 when read.
6:0	mfgStringLen	RO/RW	Manufacturer string length. The string length in bytes for the manufacturer string. The default value is 0, indicating that a manufacturer string is not provided. The maximum string length is 64 bytes.  When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host.  When the field is non-zero, a manufacturer string of mfgStringLen bytes is returned at string index 3 from the data contained in the Manufacturer String registers.

## 8.5.18 Product String Length Register

## Figure 19. Register Offset 24h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

#### Table 25. Bit Descriptions - Product String Length Register

Bit	Field	Туре	Description
7	RSVD	RO	Reserved. Read only, returns 0 when read.
6:0	prodStringLen	RO/RW	Product string length. The string length in bytes for the product string. The default value is 0, indicating that a product string is not provided. The maximum string length is 64 bytes.  When customStrings is 1, this field may be over-written by the contents of an attached EEPROM or by an SMBus host.  When the field is non-zero, a product string of prodStringLen bytes is returned at string index 3 from the data contained in the Product String registers.



# 8.5.19 Device Configuration Register 3

## Figure 20. Register Offset 25h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

# Table 26. Bit Descriptions – Device Configuration Register 3

D'	Pt-1.1		Description			
Bit	Field	Туре	Description			
7:5	RSVD	RO	Reserved. Read only, returns 0 when read.			
4	USB2.0_only	RW	USB 2.0 hub reports as 2.0 only. This bit disables the USB 2.0 hub from reporting 5Gbps support in the wSpeedsSupported field of the USB SS BOS SS device capability descriptor. This bit will also disable the USB3.0 hub.  This bit is read/write but the read value returned is the Boolean OR of this bit and the corresponding eFuse bit. If either bit is set, this feature is enabled.			
3	Reserved	RO	Switch to reserved			
2	I2C_100k	R/W	I2C 100kHz. This bit controls the clock rate of the I2C master for both USB to I2C requests . The EEPROM reads will occur at 400K unless eFuse is used to set the rate to 100k.  This bit is read/write but the read value returned is the Boolean OR of this bit and the corresponding eFuse bit. If either bit is set, this feature is enabled.			
1	Galaxy_Enz	R/W	Disable Galaxy compatible modes. When this field is high, Galaxy charging compatible mode will not be included in AUTOMODE charger sequence.  This bit is read/write but the read value returned is the Boolean OR of this bit and the corresponding eFuse bit. If either bit is set, this feature is disabled.			
0	FullAutoEn	R/W	Enable all divider battery charging modes. When automode is enabled and this bit is set, any DS port enabled for battery charging will attempt all divider battery charging modes before DCP, starting with the highest current option.  The bit is writable, but the value read back is the Boolean OR of this bit and the corresponding eFuse control.  If either bit is set, eFuse or this register, this feature is enabled.			

## 8.5.20 USB 2.0 Only Port Register

## Figure 21. Register Offset 26h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

#### Table 27. Bit Descriptions - USB 2.0 Only Port Register

Bit	Field	Туре	Description
7:4	RSVD	RO	Reserved. Read only, returns 0 when read.
3:0	USB2_ONLY[3:0]	RO/RW	USB 2.0 Only Ports. The bits in this field primarily indicate whether a port is enabled only for USB 2.0 operation. This field is read-only unless customRmbl bit is set. Also, these bits will override the corresponding USED bit.  A value of 0 indicates the hub port is enabled for both USB 3.1 and USB 2.0.  A value of 1 indicates the hub port is enabled only for USB 2.0 operation.



#### 8.5.21 Billboard SVID LSB

## Figure 22. Register Offset 27h (Billboard SVID LSB)

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	1

## Table 28. Bit Descriptions - Billboard SVID LSB

Bit	Field	Type Description		
7:0	SVID_LSB	RW	SVID. This field is the LSB of the 16-bit SVID. This field defaults to 0x01 but can be changed using an external I <sup>2</sup> C EEPROM or SMBus.	

#### 8.5.22 Billboard SVID MSB

## Figure 23. Register Offset 28h (Billboard SVID MSB)

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	1	1	1	1	1	1	1

## Table 29. Bit Descriptions - Billboard SVID MSB

Bit	Field	Туре	Description
7:0	SVID_MSB	RW	SVID. This field is the MSB of the 16-bit SVID. This field defaults to 0xFF but can be changed using an external I <sup>2</sup> C EEPROM or SMBus.

Product Folder Links: TUSB8044

**STRUMENTS** 



#### 8.5.23 Billboard PID LSB

## Figure 24. Register Offset 29h (Billboard PID LSB)

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	1	1	0	1	1	1	0

## Table 30. Bit Descriptions - Billboard PID LSB

Bit	Field	Туре	Description
7:0	BBPID_LSB	RW	Billboard PID LSB. This field represents the LSB of the 16-bit PID. This field defaults to 0xEE but can be changed using an external I <sup>2</sup> C EEPROM or SMBus

#### 8.5.24 Billboard PID MSB

## Figure 25. Register Offset 2Ah (Billboard PID MSB)

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	0	0	0	0	0	1	0

## Table 31. Bit Descriptions – Billboard PID MSB

Bit	Field	Туре	Description
7:0	BBPID_LSB	RW	Billboard PID MSB. This field represents the MSB of the 16-bit PID. This field defaults to 0x82 but can be changed using an external I <sup>2</sup> C EEPROM or SMBus.



## 8.5.25 Billboard Configuration

## Figure 26. Register Offset 2Bh (Billboard Configuration)

Bit No.	7	6	5	4	3	2	1	0
Reset State	1	0	0	0	Χ	Χ	0	0

## Table 32. Bit Descriptions – Billboard Configuration.

Bit	Field	Туре	Description
7:4	VCONN_PWR	RW	VCONN power. This field is used when SMBus mode is selected. When I2C mode is selected, this field is read-only and will always return 1000b. The TUSB8044 will use value programmed into this register to update the VCONN Power field in the Billboard Capability Descriptor. 0000b: 1 Watt 0001b: 1.5 Watts 0010b: 2 Watts 0010b: 3 Watts 010b: 4 Watts 0101b: 5 Watts 0110b: 6 Watts 0111b: Reserved. 1XXXb: The adapter does NOT require any Vconn power.
3:2	bbConfigured[1:0]	RW	bmConfigured[1:0]. This field is used when SMBus mode is selected. Controls the bmConfigured[1:0] fields in the Billboard Capability Descriptor. When I2C mode is selected, then bmConfigured[1:0] fields are read-only and values are determined by BBbmConfigured[1:0] pins.  00b: Unspecified Error 01b: Alternate Mode Configuration Not attempted. 10b: Alternate Mode configured attempted but unsuccessful. 11b: Alternate Mode configured successfully.
1	bAdditionalFailureInfo	RW	bAdditionalFailureInfo. This field is used when SMBus mode is selected. This field is ignored if VCONN_PWR[3] is set. The value programmed into this field will be presented in the bAdditionalFailureInfo field in the Billboard Capability Descriptor. When in I2C mode, this field is read-only and defaults to 0.
0	BillboardEN	RW	Billboard Enable. This field is used when SMBus mode is selected. When I2C mode is selected, this field is read-only and Billboard connected state is determined by BBEN pin.  0b: Billboard not connected.  1b: Billboard connected.



## 8.5.26 Billboard String1 Length

## Figure 27. Register Offset 2Ch (Billboard String1 Length)

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	1	1	0	0

## Table 33. Bit Descriptions - Billboard String1 Length.

Bit	Field	Туре	Description
7:0	BBString1Len	RW	Billboard String1Len. This field indicates the length in number of UNICODE characters of the Billboard string1. This is not the length of the string descriptor. BBString1Len size + BBString2Len size must be <= 480 bytes, or < 480 if # characters in string 1 is odd, because string 2 must start on an address that is a multiple of 4 (bytes).
	3		The bLength field of the Additional Info URL string descriptor is 2 + (2 * BBString1Len).
			This field defaults to 0x2C but can be changed using an external $I^2C$ EEPROM or SMBus.

## 8.5.27 Billboard String2 Length

## Figure 28. Register Offset 2Dh (Billboard String2 Length)

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	1	0	1	1	0	0

## Table 34. Bit Descriptions – Billboard String2 Length.

Bit	Field	Туре	Description
			Billboard String2Len. This field indicates the length in number of UNICODE characters of the Billboard string2. This is not the length of the string descriptor.
7:0	BBString2Len	RW	The bLength field of the Alternate Mode string descriptor is 2 + (2 * BBString2Len).
			This field defaults to 0x2D but can be changed using an external I <sup>2</sup> C EEPROM or SMBus.

## 8.5.28 Serial Number String Registers

## Figure 29. Register Offset 30h-4Fh

Bit No.	7	6	5	4	3	2	1	0
Reset State	X	Χ	х	х	х	Х	х	x

## Table 35. Bit Descriptions - Serial Number Registers

Bit	Field	Туре	Description
7:0	serialNumber[n]	RO/RW	Serial Number byte N. The serial number returned in the Serial Number string descriptor at string index 1. The default value of these registers is assigned by TI. When customSernum is 1, these registers may be over-written by EEPROM contents or by an SMBus host.





## 8.5.29 Manufacturer String Registers

## Figure 30. Register Offset 50h-8Fh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## **Table 36. Bit Descriptions – Manufacturer String Registers**

Bit	Field	Туре	Description
7:0	mfgStringByte[n]	RW	Manufacturer string byte N. These registers provide the string values returned for string index 3 when mfgStringLen is greater than 0. The number of bytes returned in the string is equal to mfgStringLen. The programmed data should be in UNICODE UTF-16LE encodings as defined by The Unicode Standard, Worldwide Character Encoding, Version 5.0.

## 8.5.30 Product String Registers

## Figure 31. Register Offset 90h-CFh

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## Table 37. Bit Descriptions – Product String Byte N Register

		-	
Bit	Field	Туре	Description
7:0	prodStringByte[n]	RO/RW	Product string byte N. These registers provide the string values returned for string index 2 when prodStringLen is greater than 0. The number of bytes returned in the string is equal to prodStringLen. The programmed data should be in UNICODE UTF-16LE encodings as defined by The Unicode Standard, Worldwide Character Encoding, Version 5.0.



## 8.5.31 Additional Feature Configuration Register

## Figure 32. Register Offset F0h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## Table 38. Bit Descriptions – Additional Feature Configuration Register

Bit	Field	Туре	Description				
7:5	Reserved	RW	Reserved. This field defaults to 3'b000 and must not be changed.				
4	stsOutputEn	RW	Status output enable. This field when set enables of the Status output signals, HS_UP, HS_SUSPEND, SS_UP, SS_SUSPEND.  0 = STS outputs are disabled.  1 = STS outputs are enabled.  This bit may be loaded by EEPROM or over-written by a SMBUS host.				
3:1	pwronTime	RW	Power On Delay Time. When the efuse_pwronTime field is all 0s, this field sets the delay time from the removal disable of PWRCTL to the enable of PWRCTL when transitioning battery charging modes. For example, when disabling the power on a transition from ACP to DCP Mode. The nominal timing is defined as follows:				
			TPWRON_EN = (pwronTime x 1) x 200 ms $(1)$				
			This field may be over-written by EEPROM contents or by an SMBus host.				
0	usb3spreadDis	RW	USB3 Spread Spectrum Disable. This bit allows firmware to disable the spread spectrum function of the USB3 phy PLL.  0 = Spread spectrum function is enabled  1= Spread spectrum function is disabled  This bit may be loaded by EEPROM or over-written by a SMBUS host.				



## 8.5.32 SMBus Device Status and Command Register

## Figure 33. Register Offset F8h

Bit No.	7	6	5	4	3	2	1	0
Reset State	0	0	0	0	0	0	0	0

## Table 39. Bit Descriptions - SMBus Device Status and Command Register

Bit	Field	Туре	Description
7:2	RSVD	RO	Reserved. Read only, returns 0 when read.
1	smbusRst	RSU	SMBus interface reset. This bit loads the registers back to their GRSTz values. Note, that since this bit can only be set when in SMBus mode the cfgActive bit is also reset to 1. When software sets this bit it must reconfigure the registers as necessary.  This bit is set by writing a 1 and is cleared by hardware on completion of the reset. A write of 0 has no effect.
0	cfgActive	RCU	Configuration active. This bit indicates that configuration of the TUSB8044 is currently active. The bit is set by hardware when the device enters the I2C or SMBus mode. The TUSB8044 shall not connect on the upstream port while this bit is 1.  When in I2C mode, the bit is cleared by hardware when the TUSB8044 exits the I2C mode.  When in the SMBus mode, this bit must be cleared by the SMBus host in order to exit the configuration mode and allow the upstream port to connect.  The bit is cleared by a writing 1. A write of 0 has no effect.

## 8.5.33 Billboard String1\_2

## Figure 34. Register Offset 100h - 2DFh (Billboard String1\_2)

Bit No.	7	6	5	4	3	2	1	0
Reset State	Х	Х	Χ	Χ	Х	Х	Χ	Х

## Table 40. Bit Descriptions – Billboard String1\_2

Bit	Field	Туре	Description
7:0	BBString12	W	Billboard String1 and String2. This field can only be written to and can not be read from. String 1 defaults http://www.displayport.org String 2 defaults to "DisplayPort" The default can be changed using an external I <sup>2</sup> C EEPROM or SMBus.

## 9 Applications and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

#### 9.1 Application Information

The TUSB8044 is a four-port USB 3.1 Gen1 compliant hub. It provides simultaneous SuperSpeed USB and high-speed/full-speed connections on the upstream port and provides SuperSpeed USB, high-speed, full-speed, or low speed connections on the downstream port. The TUSB8044 can be used in any application that needs additional USB compliant ports. For example, a specific notebook may only have two downstream USB ports. By using the TUSB8044, the notebook can increase the downstream port count to five.

#### 9.2 Typical Application

#### 9.2.1 Discrete USB Hub Product

A common application for the TUSB8044 is as a self powered standalone USB Type-C docking product. The product is powered by an external 5V DC Power adapter. In this application, using a USB Type-C captive cable the TUSB8044 upstream port is plugged into a USB Host controller. The downstream ports of the TUSB8044 are exposed to users for connecting USB hard drives, cameras, flash drives, and so forth. There is also a DisplayPort receptacle for connected an external DisplayPort monitor.




Figure 35. Discrete USB Hub Product

## TEXAS INSTRUMENTS

## **Typical Application (continued)**

#### 9.2.1.1 Design Requirements


**Table 41. Design Parameters** 

DESIGN PARAMETER	EXAMPLE VALUE
VDD Supply	1.1 V
VDD33 Supply	3.3 V
Upstream Port USB Support (SS, HS, FS)	SS, HS, FS
Downstream Port 1 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS
Downstream Port 2 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS
Downstream Port 3 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS
Downstream Port 4 USB Support (SS, HS, FS, LS)	SS, HS, FS, LS
Number of Removable external exposed Downstream Ports	4
Number of Non-Removable external exposed Downstream Ports	0
Full Power Management of Downstream Ports	Yes. (FULLPWRMGMTZ = 0)
Individual Control of Downstream Port Power Switch	Yes. (GANGED = 0)
Power Switch Enable Polarity	Active High. (PWRCTL_POL = 1)
Battery Charge Support for Downstream Port 1	Yes
Battery Charge Support for Downstream Port 2	Yes
Battery Charge Support for Downstream Port 3	Yes
Battery Charge Support for Downstream Port 4	Yes
I2C EEPROM Support	Yes
24MHz Clock Source	Crystal

#### 9.2.1.2 Detailed Design Procedure

### 9.2.1.2.1 Upstream Port Implementation

The upstream of the TUSB8044 is connected to a USB Type-C captive cable. The system VBUS signal from the USB3 Type C plug is fed through a voltage divider. The purpose of the voltage divider is to make sure the system VBUS level meets TUSB8044 USB\_VBUS input requirements. The voltage divider in this particular implementation will support up to 11.4V VBUS. If VBUS needs to be greater, then PD controller will need to directly control TUSB8044 USB\_VBUS input. The USB-C plug has two pairs of USB3.1 differential pairs (RX1/TX1 and RX2/TX2). In this particular example, one pair of super speed signals (RX2 and TX2) from Type-C plug is connected to the DP Hub/Retimer/Redriver. The other pair of super speed signals (RX1 and TX2) is routed to the TUSB8044. The CC1 and VCONN signals from the Type-C plug is connected to the USB PD controller.




copyright o zorr, roxao motramonto moorporato

Figure 36. Upstream Port Implementation

#### 9.2.1.2.2 Downstream Port 1 Implementation

The downstream port 1 of the TUSB8044 is connected to a USB Type-C receptacle. With BATEN1 pin pulled up, Battery Charge support is enabled for Port 1. If Battery Charge support is not needed, then pull-up resistor on BATEN1 should be uninstalled. A 1:2 MUX passive MUX is used to route the hub downstream port's super speed signals to the appropriate location on the USB Type-C receptacle. The MUX orientation is controlled by the PD controller through the SEL signal. A example 1:2 passive MUX that could be used is the Texas Instrument's HD3SS3212.




Copyright © 2017, Texas Instruments Incorporated

Figure 37. Downstream Port 1 Implementation

#### 9.2.1.2.3 Downstream Port 2 Implementation

The downstream port 2 of the TUSB8044 is connected to a USB3 Type A connector. With BATEN2 pin pulled up, Battery Charge support is enabled for Port 2. If Battery Charge support is not needed, then pull-up resistor on BATEN2 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Copyright © 2017, Texas Instruments Incorporated

Figure 38. Downstream Port 2 Implementation

## TEXAS INSTRUMENTS

#### 9.2.1.2.4 Downstream Port 3 Implementation

The downstream port3 of the TUSB8044 is connected to a USB3 Type A connector. With BATEN3 pin pulled up, Battery Charge support is enabled for Port 3. If Battery Charge support is not needed, then pull-up resistor on BATEN3 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Copyright © 2017, Texas Instruments Incorporated

Figure 39. Downstream Port 3 Implementation

#### 9.2.1.2.5 Downstream Port 4 Implementation

The downstream port 4 of the TUSB8044 is connected to a USB3 Type A connector. With BATEN4 pin pulled up, Battery Charge support is enabled for Port 4. If Battery Charge support is not needed, then pull-up resistor on BATEN4 should be uninstalled. For ferrite bead used on the VBUS connection, a lower resistance is recommended due to noticeable IR drop during high current charging modes. The isolation between the Type-A connectors shield ground and signal ground pins is not required. Some applications may have better ESD/EMI performance when the grounds are shorted together.




Copyright © 2017, Texas Instruments Incorporated

Figure 40. Downstream Port 4 Implementation

## 9.2.1.2.6 VBUS Power Switch Implementation

This particular example uses the Texas Instruments TPS2561 Dual Channel Precision Adjustable Current-Limited power switch. For details on this power switch or other power switches available from Texas Instruments, refer to the Texas Instruments website.




Copyright © 2017, Texas Instruments Incorporated

Figure 41. VBUS Power Switch Implementation

#### 9.2.1.2.7 PD Controller and EEPROM Implementation

In this specific application, PD controller monitors and controls the CC line and the VBUS on both the upstream Type-C port and the downstream Type-C port. It also utilizes BBconfigure0 and BBconfigure1 to set up the billboard function of TUSB8044 and custom billboard information is stored in the EEPROM. Moreover, the controller uses the GPIOs to control the super speed MUX.

The TUSB8044 loads the 256 bytes plus the billboard strings from an external EEPROM. The billboard string starts at address 0x100 and ends at address 0x2DF for a total of 480 bytes. A minimum of 5.888Kbit EEPROM is recommended. EEPROMs do not come in this size so an 8Kbit EEPROM (10-bit addressing) is recommended. For example, an Atmel AT24C08A could be used.




Copyright © 2017, Texas Instruments Incorporated

Figure 42. PD Controller and EEPROM Implementation

## TEXAS INSTRUMENTS

#### 9.2.1.2.8 DisplayPort Implementation

The DisplayPort interface can be implemented with a DisplayPort MST Hub or a DisplayPort redriver/retimer. The main channels and the AUX channels are connected to the DP receptacle after the HUB.




Copyright © 2017, Texas Instruments Incorporated

Figure 43. DisplayPort Implementation

#### 9.2.1.2.9 Clock, Reset, and Misc

The PWRCTL\_POL is left unconnected which results in active high power enable (PWRCTL1, PWRCTL2, PWRCTL3, and PWRCTL4) for a USB VBUS power switch. SMBUSz pin is also left unconnected which will select I2C mode. Both PWRCTL\_POL and SMBUSz pins have internal pull-ups. The 1  $\mu$ F capacitor on the GRSTN pin can only be used if the VDD11 supply is stable before the VDD33 supply. The depending on the supply ramp of the two supplies the capacitor size may have to be adjusted.




Copyright © 2017, Texas Instruments Incorporated

Figure 44. Clock, Reset, and Misc



## 9.2.1.2.10 TUSB8044 Power Implementation




Copyright © 2017, Texas Instruments Incorporated


Figure 45. TUSB8044 Power Implementation

# TEXAS INSTRUMENTS

## 9.2.1.3 Application Curves









## 10 Power Supply Recommendations

#### 10.1 TUSB8044 Power Supply

 $V_{DD}$  should be implemented as a single power plane, as should  $V_{DD33}$ .

- The V<sub>DD</sub> pins of the TUSB8044 supply 1.1 V (nominal) power to the core of the TUSB8044. This power rail
  can be isolated from all other power rails by a ferrite bead to reduce noise.
- The DC resistance of the ferrite bead on the core power rail can affect the voltage provided to the device due to the high current draw on the power rail. The output of the core voltage regulator may need to be adjusted to account for this or a ferrite bead with low DC resistance (less than 0.05 Ω) can be selected.
- The V<sub>DD33</sub> pins of the TUSB8044 supply 3.3 V power rail to the I/O of the TUSB8044. This power rail can be isolated from all other power rails by a ferrite bead to reduce noise.
- All power rails require a 10 μF capacitor or 1 μF capacitors for stability and noise immunity. These bulk capacitors can be placed anywhere on the power rail. The smaller decoupling capacitors should be placed as close to the TUSB8044 power pins as possible with an optimal grouping of two of differing values per pin.

#### 10.2 Downstream Port Power

- The downstream port power, VBUS, must be supplied by a source capable of supplying 5V and up to 900 mA
  per port. Downstream port power switches can be controlled by the TUSB8044 signals. It is also possible to
  leave the downstream port power always enabled.
- A large bulk low-ESR capacitor of 22 μF or larger is required on each downstream port's VBUS to limit in-rush current.
- The ferrite beads on the VBUS pins of the downstream USB port connections are recommended for both ESD and EMI reasons. A 0.1µF capacitor on the USB connector side of the ferrite provides a low impedance path to ground for fast rise time ESD current that might have coupled onto the VBUS trace from the cable.

#### 10.3 Ground

It is recommended that only one board ground plane be used in the design. This provides the best image plane for signal traces running above the plane. The thermal pad of the TUSB8044 and any of the voltage regulators should be connected to this plane with vias. An earth or chassis ground is implemented only near the USB port connectors on a different plane for EMI and ESD purposes.

11 Layout

www.ti.com

11.1 Layout Guidelines

## 11.1.1 Placement

- 1. 9.53K +/-1% resistor connected to pin USB\_R1 should be placed as close as possible to the TUSB8044.
- 2. A 0.1 µF should be placed as close as possible on each VDD and VDD33 power pin.
- 3. The 100 nF capacitors on the SSTXP and SSTXM nets should be placed close to the USB connector (Type A, Type B, and so forth).
- 4. The ESD and EMI protection devices (if used) should also be placed as possible to the USB connector.
- 5. If a crystal is used, it must be placed as close as possible to the TUSB8044 XI and XO pins.
- 6. Place voltage regulators as far away as possible from the TUSB8044, the crystal, and the differential pairs.
- 7. In general, the large bulk capacitors associated with each power rail should be placed as close as possible to the voltage regulators.

#### 11.1.2 Package Specific

- 1. The TUSB8044 package has a 0.5-mm pin pitch.
- 2. The TUSB8044 package has a 6.0-mm x 6.0-mm thermal pad. This thermal pad must be connected to ground through a system of vias.
- 3. All vias under device, except for those connected to thermal pad, should be solder masked to avoid any potential issues with thermal pad layouts.

#### 11.1.3 Differential Pairs

This section describes the layout recommendations for all the TUSB8044 differential pairs: USB\_DP\_XX, USB\_DM\_XX, USB\_SSTXP\_XX, USB\_SSTXM\_XX, USB\_SSRXM\_XX.

- 1. Must be designed with a differential impedance of 90  $\Omega$  ±10%.
- 2. In order to minimize cross talk, it is recommended to keep high speed signals away from each other. Each pair should be separated by at least 5 times the signal trace width. Separating with ground as depicted in the layout example will also help minimize cross talk.
- 3. Route all differential pairs on the same layer adjacent to a solid ground plane.
- 4. Do not route differential pairs over any plane split.
- 5. Adding test points will cause impedance discontinuity and will therefore negative impact signal performance. If test points are used, they should be placed in series and symmetrically. They must not be placed in a manner that causes stub on the differential pair.
- 6. Avoid 90 degree turns in trace. The use of bends in differential traces should be kept to a minimum. When bends are used, the number of left and right bends should be as equal as possible and the angle of the bend should be ≥ 135 degrees. This will minimize any length mismatch causes by the bends and therefore minimize the impact bends have on EMI.
- 7. Minimize the trace lengths of the differential pair traces. The maximum recommended trace length for SS differential pair signals and USB 2.0 differential pair signals is eight inches. Longer trace lengths require very careful routing to assure proper signal integrity.
- 8. Match the etch lengths of the differential pair traces (i.e. DP and DM or SSRXP and SSRXM or SSTXP and SSTXM). There should be less than 5 mils difference between a SS differential pair signal and its complement. The USB 2.0 differential pairs should not exceed 50 mils relative trace length difference.
- 9. The etch lengths of the differential pair groups do not need to match (i.e. the length of the SSRX pair to that of the SSTX pair), but all trace lengths should be minimized.
- 10. Minimize the use of vias in the differential pair paths as much as possible. If this is not practical, make sure that the same via type and placement are used for both signals in a pair. Any vias used should be placed as close as possible to the TUSB8044 device.
- 11. To ease routing, the polarity of the SS differential pairs can be swapped. This means that SSTXP can be routed to SSTXM or SSRXM can be routed to SSRXP.
- 12. To ease routing of the USB2 DP and DM pair, the polarity of these pins can be swapped. If this is done, the

#### TEXAS INSTRUMENTS

## **Layout Guidelines (continued)**

appropriate  $Px_usb2pol$  register, where x = 0, 1, 2, 3, or 4, must be set.

13. Do not place power fuses across the differential pair traces.

## 11.2 Layout Examples

## 11.2.1 Upstream Port




Figure 56. Example Routing of Upstream Port

Submit Documentation Feedback



## **Layout Examples (continued)**

## 11.2.2 Downstream Port




Figure 57. Example Routing of Downstream Port

The remaining three downstream ports routing can be similar to the example provided.

## TEXAS INSTRUMENTS

#### 12 Device and Documentation Support

#### 12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

#### 12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

#### 12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




## RGC0064G



## PACKAGE OUTLINE

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

www.ti.com




## **EXAMPLE BOARD LAYOUT**

## RGC0064G

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

www.ti.com


TEXAS INSTRUMENTS

## **EXAMPLE STENCIL DESIGN**

## RGC0064G

## VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	( )	( )			(-)	(4)	(5)		(-,
TUSB8044RGCR	NRND	Production	VQFN (RGC)   64	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8044
TUSB8044RGCR.A	NRND	Production	VQFN (RGC)   64	2000   LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8044
TUSB8044RGCT	NRND	Production	VQFN (RGC)   64	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8044
TUSB8044RGCT.A	NRND	Production	VQFN (RGC)   64	250   SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	0 to 70	TUSB8044

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated