

TUSB321 USB Type-C™ Configuration Channel Logic and Port Control with VCONN

1 Features

- USB Type-C™ Specification 1.1
- Backward Compatible with USB Type-C Specification 1.0
- Supports Up to 3 A of Current Advertisement through dedicated Current Mode pin
- Mode Configuration
 - Host Only – DFP (Source)
 - Device Only – UFP (Sink)
 - Dual Role Port – DRP
- Channel Configuration (CC)
 - Attach of USB Port Detection
 - Cable Orientation Detection
 - Role Detection
 - Type-C Current Mode advertisement and detection (Default, Medium, High)
- V_{BUS} Detection
- VCONN Support for Active Cables
- Cable Detection and Direction Control for External Switches
- Supply Voltage: 4.5 V to 5.5 V
- Low Current Consumption

2 Applications

- Host, Device, Dual Role Port Applications
- Mobile Phones
- Tablets and Notebooks
- USB Peripherals

3 Description

The TUSB321 device enables USB Type-C ports with the configuration channel (CC) logic needed for Type-C ecosystems. The TUSB321 device uses the CC pins to determine port attach and detach, cable orientation, role detection, and port control for Type-C current mode. The TUSB321 device can be configured as a downstream facing port (DFP), upstream facing port (UFP) or a dual role port (DRP) making it ideal for any application.

The TUSB321 device when configured as a DRP alternates configuration as a DFP or UFP according to the Type-C Specifications. The CC logic block monitors the CC1 and CC2 pins for pullup or pulldown resistances to determine when a USB port has been attached, the orientation of the cable, and the role detected. The CC logic detects the Type-C current mode as default, medium, or high depending on the role detected. V_{BUS} detection is implemented to determine a successful attach in UFP and DRP modes.


The device operates over a wide supply range and has low-power consumption.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TUSB321	X2QFN (12)	1.60 mm × 1.60 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



Sample Applications



Table of Contents

1 Features	1	7.4 Device Functional Modes.....	11
2 Applications	1	8 Application and Implementation	13
3 Description	1	8.1 Application Information.....	13
4 Revision History	2	8.2 Typical Application	13
5 Pin Configuration and Functions	3	8.3 Initialization Set Up	17
6 Specifications	4	9 Power Supply Recommendations	17
6.1 Absolute Maximum Ratings	4	10 Layout	17
6.2 ESD Ratings.....	4	10.1 Layout Guidelines	17
6.3 Recommended Operating Conditions.....	4	10.2 Layout Example	17
6.4 Thermal Information	4	11 Device and Documentation Support	18
6.5 Electrical Characteristics.....	5	11.1 Receiving Notification of Documentation Updates	18
6.6 Switching Characteristics	6	11.2 Community Resources.....	18
7 Detailed Description	8	11.3 Trademarks	18
7.1 Overview	8	11.4 Electrostatic Discharge Caution.....	18
7.2 Functional Block Diagram	9	11.5 Glossary	18
7.3 Feature Description.....	9	12 Mechanical, Packaging, and Orderable Information	18


4 Revision History

Changes from Revision B (September 2016) to Revision C	Page
Deleted <i>Feature</i> "Industrial Temperature Range of –40 to 85°C"	1
Deleted text from the <i>Description</i> : "The TUSB321 device is available in industrial and commercial temperature ranges."	1
Changed pin VBUS_DET description From: 900-kΩ To: R _{VBUS} in <i>Pin Functions</i> table.	3
Changed R _{VBUS} values From: MIN = 891, TYP = 900, MAX = 909 KΩ To: MIN = 855, TYP = 887, MAX = 920 KΩ	6
Changed resistor value From: 900 kΩ To: R _{VBUS} in Figure 3	8
Changed resistor value From: 900 kΩ To: R _{VBUS} in <i>Functional Block Diagram</i>	9
Changed From: The system V _{BUS} voltage must be routed through a 900-kΩ resistor to the VBUS_DET pin .. To: The system V _{BUS} voltage must be routed through a R _{VBUS} resistor to the VBUS_DET pin .. in the <i>V_{BUS} Detection</i>	11
Added resistor R _{VBUS} in Figure 4	14
Added row for R _{VBUS} to Table 4	15
Changed From: must be connected through a 900-kΩ resistor to V _{BUS} on the Type-C... To: must be connected through a R _{VBUS} resistor to V _{BUS} on the Type-C .. in the <i>Detailed Design Procedure</i>	15

Changes from Revision A (June 2015) to Revision B	Page
Changed pins CC1 and CC2 values From: MIN = –0.3 MAX = V _{DD} + 0.3 To: MIN –0.3 MAX = 6 in the Absolute Maximum Ratings	4

Changes from Original (June 2015) to Revision A	Page
Changed device status from <i>Product Preview</i> to <i>Production Data</i>	1

5 Pin Configuration and Functions



Pin Functions

PIN		TYPE	DESCRIPTION
NAME	NO.		
CC1	1	I/O	Type-C configuration channel signal 1
CC2	2	I/O	Type-C configuration channel signal 2
CURRENT_MODE	3	I	Advertise VBUS current. This 3-level input is used to control current advertisement in DFP mode or DRP mode connected as source. (See Table 2 .) L - Default Current. Pull-down to GND or leave unconnected. M - Medium (1.5A) current. Pull-up to V _{DD} with 500-kΩ resistor. H - High (3.0A) current. Pull-up to V _{DD} with 10-kΩ resistor.
PORT	4	I	Tri-level input pin to indicate port mode. The state of this pin is sampled when VDD is active. H - DFP (Pull-up to V _{DD} if DFP mode is desired) NC - DRP (Leave unconnected if DRP mode is desired) L - UFP (Pull-down or tie to GND if UFP mode is desired)
VBUS_DET	5	I	5- to 28-V V _{BUS} input voltage. V _{BUS} detection determines UFP attachment. One R _{VBUS} external resistor required between system V _{BUS} and VBUS_DET pin.
VCONN_FAULT	6	O	Open-drain output and is asserted low for t _{FAULT} when VCONN over-current fault is detected. (See Figure 2 .)
OUT1	7	I/O	This pin is an open drain output for communicating Type-C current mode detect when the device is in UFP mode. Default current mode detected (H); medium or high current mode detected (L). (See Table 2 .)
OUT2	8	I/O	This pin is an open drain output for communicating Type-C current mode detect when the device is in UFP mode: default or medium current mode detected (H); high current mode detected (L). (See Table 2 .)
ID	9	O	Open drain output; asserted low when the CC pins detect device attachment when port is a source (DFP), or dual-role (DRP) acting as source (DFP).
GND	10	G	Ground
DIR	11	O	DIR of plug. This open drain output indicates the detected plug orientation: Type-C plug position 2 (H); Type-C plug position 1 (L).
VDD	12	P	Positive supply voltage

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Supply voltage	V _{DD}	−0.3	6	V
Control pins	PORT, CURRENT_MODE, ID, DIR, VCONN_FAULT	−0.3	V _{DD} + 0.3	V
	CC1, CC2	−0.3	6	
	OUT1, OUT2	−0.3	V _{DD} + 0.3	
	VBUS_DET	−0.3	4	
Storage temperature, T _{stg}		−65	150	°C

- (1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±7000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±1500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage range	4.5		5.5	V
V _{BUS}	System V _{BUS} voltage	4	5	28	V
VBUS_DET	VBUS_DET threshold voltage on the pin			4	V
VCONN	Supply for active cable (With V _{DD} at 5 V)	4.75		5.5	V
T _A	Operating free air temperature range	0	25	70	°C

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		RWB (X2QFN)	UNIT
		12 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	169.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	68.1	°C/W
R _{θJB}	Junction-to-board thermal resistance	83.4	°C/W
ψ _{JT}	Junction-to-top characterization parameter	2.2	°C/W
ψ _{JB}	Junction-to-board characterization parameter	83.4	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	—

- (1) For more information about traditional and new thermal metrics, see the [Semiconductor and C Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Power Consumption						
$I_{UNATTACHED_UFP}$	Current consumption in unattached mode when port is unconnected and waiting for connection. ($V_{DD} = 5\text{ V}$, PORT = L)			100		μA
I_{ACTIVE_UFP}	Current consumption in active mode. ($V_{DD} = 5\text{ V}$, PORT = L)			100		μA
CC1 and CC2 Pins						
R_{CC_D}	Pulldown resistor when in UFP or DRP mode.		4.6	5.1	5.6	$\text{k}\Omega$
$V_{TH_UFP_CC_USB}$	Voltage threshold for detecting a DFP attach when configured as a UFP and DFP is advertising default current source capability.		0.15	0.2	0.25	V
$V_{TH_UFP_CC_MED}$	Voltage threshold for detecting a DFP attach when configured as a UFP and DFP is advertising medium (1.5 A) current source capability.		0.61	0.66	0.7	V
$V_{TH_UFP_CC_HIGH}$	Voltage threshold for detecting a DFP attach when configured as a UFP and DFP is advertising high (3 A) current source capability.		1.169	1.23	1.29	V
$V_{TH_DFP_CC_USB}$	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising default current source capability.		1.51	1.6	1.64	V
$V_{TH_DFP_CC_MED}$	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising medium current (1.5 A) source capability.		1.51	1.6	1.64	V
$V_{TH_DFP_CC_HIGH}$	Voltage threshold for detecting a UFP attach when configured as a DFP and advertising high current (3.0 A) source capability.		2.46	2.6	2.74	V
$V_{TH_AC_CC_USB}$	Voltage threshold for detecting a active cable attach when configured as a DFP and advertising default current source.		0.15	0.20	0.25	V
$V_{TH_AC_CC_MED}$	Voltage threshold for detecting a active cable attach when configured as a DFP and advertising medium current (1.5 A) source.		0.35	0.40	0.45	V
$V_{TH_AC_CC_HIGH}$	Voltage threshold for detecting a active cable attach when configured as a DFP and advertising high current (3.0 A) source.		0.76	0.80	0.84	V
$I_{CC_DEFAULT_P}$	Default mode pullup current source when operating in DFP or DRP mode.		64	80	96	μA
$I_{CC_MED_P}$	Medium (1.5 A) mode pullup current source when operating in DFP or DRP mode.		166	180	194	μA
$I_{CC_HIGH_P}$	High (3 A) mode pullup current source when operating in DFP or DRP mode. ⁽¹⁾		304	330	356	μA
Control Pins: PORT, CURRENT_MODE, VCONN_FAULT, DIR, ID, OUT1, OUT2						
V_{IL}	Low-level control signal input voltage, (PORT, CURRENT_MODE)				0.4	V
V_{IM}	Mid-level control signal input voltage (PORT, CURRENT_MODE)		$0.28 \times V_{DD}$		$0.56 \times V_{DD}$	V
V_{IH}	High-level control signal input voltage (PORT, CURRENT_MODE)		$V_{DD} - 0.3$			V
I_{IH}	High-level input current		-20		20	μA
I_{IL}	Low-level input current		-10		10	μA
R_{pu}	Internal pullup resistance (PORT)			588		$\text{k}\Omega$
R_{pd}	Internal pulldown resistance (PORT)			1.1		$\text{M}\Omega$
R_{PD_CUR}	Internal pulldown resistance for CURRENT_MODE pin			275		$\text{k}\Omega$
V_{OL}	Low-level signal output voltage (open-drain) (VCONN_FAULT, ID, OUT1, OUT2)	$I_{OL} = -1.6\text{ mA}$			0.4	V
R_{p_ODext}	External pullup resistor on open drain IOs (VCONN_FAULT, ID, OUT1, OUT2)			200		$\text{k}\Omega$
R_{p_TExt}	Tri-level input external pull-up resistor (PORT)			4.7		$\text{k}\Omega$

(1) V_{DD} must be 3.5 V or greater to advertise 3 A current.

Electrical Characteristics (continued)

over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{p_cm_med}$	External pull-up resistor on CURRENT_MODE pin to advertise 1.5-A current			500		k Ω
$R_{p_cm_high}$	External pull-up resistor on CURRENT_MODE pin to advertise 3.0-A current			10		k Ω
VBUS_DET IO Pins (Connected to System V_{BUS} signal through external resistor)						
V_{BUS_THR}	V_{BUS} threshold range		2.95	3.30	3.80	V
R_{VBUS}	External resistor between V_{BUS} and VBUS_DET pin		855	887	920	K Ω
R_{VBUS_PD}	Internal pulldown resistance for VBUS_DET			95		K Ω
DIR pin (Open Drain IO)						
V_{OL}	Low-level signal output voltage	$I_{OL} = -1.6$ mA			0.4	V
VCONN						
R_{ON}	On resistance of the VCONN power FET				1.25	Ω
V_{TOL}	Voltage tolerance on VCONN power FET				5.5	V
V_{PASS}	Voltage to pass through VCONN power FET				5.5	V
I_{VCONN}	VCONN current limit; VCONN is disconnected above this value		200			mA
C_{BULK}	Bulk capacitance on VCONN; placed on V_{DD} supply		10		200	μ F

6.6 Switching Characteristics

over operating free-air temperature range (unless otherwise noted)

PARAMETER		MIN	TYP	MAX	UNIT
$t_{CCCB_DEFAULT}$	Power on default of CC1 and CC2 voltage debounce time		133		ms
t_{VBUS_DB}	Debounce of VBUS_DET pin after valid V_{BUS_THR} (See Figure 1.)		2		ms
$t_{DRP_DUTY_CYCLE}$	Power-on default of percentage of time DRP advertises DFP during a T_{DRP}		30%		
t_{DRP}	The period TUSB321 in DFP mode completes a DFP to UFP and back advertisement.	50	75	100	ms
t_{FAULT}	$\overline{VCONN_FAULT}$ asserted low time after VCONN over-current condition is detected. (See Figure 2.)	7	10	13	μ s




Figure 1. VBUS Detect and Debounce




Figure 2. $\overline{VCONN_FAULT}$ Assertion Pulse Timing

7 Detailed Description

7.1 Overview

The USB Type-C ecosystem operates around a small form factor connector and cable that is flippable and reversible. Because of the nature of the connector, a scheme is needed to determine the connector orientation. Additional schemes are needed to determine when a USB port is attached and the acting role of the USB port (DFP, UFP, DRP), as well as to communicate Type-C current capabilities. These schemes are implemented over the CC pins according to the USB Type-C specifications. The TUSB321 device provides Configuration Channel (CC) logic for determining USB port attach and detach, role detection, cable orientation, and Type-C current mode. The TUSB321 device also contains several features such as VCONN sourcing, USB3.1 MUX direction control, mode configuration and low standby current which make this device ideal for source or sinks in USB2.0 or USB3.1 applications.

7.1.1 Cables, Adapters, and Direct Connect Devices

Type-C Specification 1.1 defines several cables, plugs and receptacles to be used to attach ports. The TUSB321 device supports all cables, receptacles, and plugs. The TUSB321 device does not support e-marking.

7.1.1.1 USB Type-C Receptacles and Plugs

Below is list of Type-C receptacles and plugs supported by the TUSB321 device:

- USB Type-C receptacle for USB2.0 and USB3.1 and full-featured platforms and devices
- USB full-featured Type-C plug
- USB2.0 Type-C plug

7.1.1.2 USB Type-C Cables

Below is a list of Type-C cables types supported by the TUSB321 device:

- USB full-featured Type-C cable with USB3.1 full-featured plug
- USB2.0 Type-C cable with USB2.0 plug
- Captive cable with either a USB full-featured plug or USB2.0 plug

7.1.1.3 Legacy Cables and Adapters

The TUSB321 device supports legacy cable adapters as defined by the Type-C Specification. The cable adapter must correspond to the mode configuration of the TUSB321 device.





Figure 3. Legacy Adapter Implementation Circuit

7.1.1.4 Direct Connect Devices

The TUSB321 device supports the attaching and detaching of a direct-connect device.



The TUSB321 device can be configured as a downstream facing port (DFP), upstream facing port (UFP), or dualrole port (DRP) using the tri-level PORT pin. The PORT pin should be pulled high to V_{DD} using a pullup resistance, low to GND or left as floated on the PCB to achieve the desired mode. This flexibility allows the TUSB321 device to be used in a variety of applications. The TUSB321 device samples the PORT pin after reset and maintains the desired mode until the TUSB321 device is reset again. [Table 1](#) lists the supported features in each mode:

Feature Description (continued)

Table 1. Supported Features for the v Device by Mode

PORT PIN	HIGH (DFP ONLY)	LOW (UFP ONLY)	NC (DRP)
SUPPORTED FEATURES			
Port attach and detach	Yes	Yes	Yes
Cable orientation	Yes	Yes	Yes
Current advertisement	Yes	-	Yes (DFP)
Current detection	-	Yes	Yes (UFP)
Active cable detection	Yes	-	Yes (DFP)
VCONN	Yes	-	Yes (DFP)
Legacy cables	Yes	Yes	Yes
V _{BUS} detection	-	Yes	Yes (UFP)

7.3.1.1 Downstream Facing Port (DFP) - Source

The TUSB321 device can be configured as a DFP only by pulling the PORT pin high through a resistance to V_{DD}. In DFP mode, the TUSB321 device constantly presents R_{ps} on both CC. In DFP mode, the TUSB321 device advertises USB Type-C current based on the state of the CURRENT_MODE pin.

When configured as a DFP, the TUSB321 can operate with older USB Type-C 1.0 devices except for a USB Type-C 1.0 DRP device. The TUSB321 can not operate with a USB Type-C 1.0 DRP device. This limitation is a result of backwards compatibility problem between USB Type-C 1.1 DFP and a USB Type-C 1.0 DRP.

7.3.1.2 Upstream Facing Port (UFP) - Sink

The TUSB321 device can be configured as a UFP only by pulling the PORT pin low to GND. In UFP mode, the TUSB321 device constantly presents pulldown resistors (R_d) on both CC pins. The TUSB321 device monitors the CC pins for the voltage level corresponding to the Type-C mode current advertisement by the connected DFP. The TUSB321 device debounces the CC pins and wait for V_{BUS} detection before successfully attaching. As a UFP, the TUSB321 device detects and communicates the advertised current level of the DFP to the system through the OUT1 and OUT2 pins.

7.3.1.3 Dual Role Port (DRP)

The TUSB321 device can be configured to operate as a DRP when the PORT pin is left floated on the PCB. In DRP mode, the TUSB321 device toggles between operating as a DFP and a UFP. When functioning as a DFP in DRP mode, the TUSB321 device complies with all operations as defined for a DFP according to the Type-C Specification. When presenting as a UFP in DRP mode, the TUSB321 device operates as defined for a UFP according to the Type-C Specification.

7.3.2 Type-C Current Mode

The TUSB321 device supports both advertising and detection of Type-C current. When TUSB321 is a UFP or a DRP connected as a sink, the OUT1 and OUT2 pins are used to inform the system the detected USB Type-C current being broadcasted by the attached DFP. When TUSB321 device is a DFP or a DRP connected as a source, the CURRENT_MODE pin is used to advertise the USB Type-C current. The current advertisement for the TUSB321 device is 500 mA (for USB2.0) or 900 mA (for USB3.1) if CURRENT_MODE pin is left unconnected or pulled to GND. If a higher level of current is required, the CURRENT_MODE can be pulled up to VDD through a 500-kΩ resistor to advertise medium current at 1.5 A or pulled up to VDD through a 10-kΩ resistor to advertise high current at 3 A. [Table 2](#) lists the Type-C current advertisements and detection.

Table 2. Type-C Current Advertisement and Detection

TYPE-C CURRENT		UFP or DRP acting as UFP Current Detection	DFP or DRP acting as DFP Current Advertisement
Default	500 mA (USB2.0) 900 mA (USB3.1)	OUT1 = High OUT2 = High (unattached) or Low (attached)	CURRENT_MODE = L
Medium - 1.5 A		OUT1 = Low OUT2 = High	CURRENT_MODE = M
High - 3 A		OUT1 = Low OUT2 = Low	CURRENT_MODE = H

7.3.3 V_{BUS} Detection

The TUSB321 device supports V_{BUS} detection according to the Type-C Specification. V_{BUS} detection is used to determine the attachment and detachment of a UFP. V_{BUS} detection is also used to successfully resolve the role in DRP mode.

The system V_{BUS} voltage must be routed through a R_{V_{BUS}} resistor to the VBUS_DET pin on the TUSB321 device if the PORT pin is configured as a DRP or a UFP. If the TUSB321 device is configured as a DFP and only ever used in DFP mode, the VBUS_DET pin can be left unconnected.

7.3.4 Cable Orientation and External MUX Control

The TUSB321 device has the ability to control an external/discrete MUX using the DIR pin. The TUSB321 detects the cable orientation by monitoring the voltage on the CC pins. When a voltage level within the proper threshold is detected on CC1, the DIR pin is pulled low. When a voltage level within the proper threshold is detected on CC2, the DIR is pulled high. If the direction polarity of the external MUX is opposite of the TUSB321, the TUSB321 CC1/CC2 connection to USB Type-C receptacle can be reversed. The DIR pin is an open drain output.

7.3.5 VCONN Support for Active Cables

The TUSB321 device supplies VCONN to active cables when configured in DFP mode or in DRP acting as a DFP mode. VCONN is provided only when the unconnected CC pin is terminated to a resistance, R_a, and after a UFP is detected and the Attached.SRC state is entered. When in DFP mode or in DRP acting as a DFP mode, a 5-V source must be connected to the VDD pin of the TUSB321 device after Attached.SRC. VCONN is supplied from VDD through a low resistance power FET out to the unconnected CC pin. VCONN is removed when a detach event is detected and the active cable is removed.

7.4 Device Functional Modes

The TUSB321 device has two functional modes. [Table 3](#) lists these modes:

Table 3. USB Type-C States According to TUSB321 Functional Modes

MODES	GENERAL BEHAVIOR	PORT PIN	STATES ⁽¹⁾
Unattached	USB port unattached. ID, PORT operational. CC pins configure according to PORT pin.	UFP	Unattached.SNK
			AttachWait.SNK
		DRP	Toggle Unattached.SNK → Unattached.SRC
			AttachedWait.SRC or AttachedWait.SNK
		DFP	Unattached.SRC
			AttachWait.SRC
Active	USB port attached. All GPIOs operational.	UFP	Attached.SNK
		DRP	Attached.SNK
			Attached.SRC
		DFP	Attached.SRC

(1) Required; not in sequential order.

7.4.1 Unattached Mode

Unattached mode is the primary mode of operation for the TUSB321 device, because a USB port can be unattached for a lengthy period of time. In unattached mode, V_{DD} is available, and all IOs are operational. After the TUSB321 device is powered up, the part enters unattached mode until a successful attach has been determined. Initially, right after power up, the TUSB321 device comes up as an Unattached.SNK. The TUSB321 device checks the PORT pin and operates according to the mode configuration. The TUSB321 device toggles between the UFP and the DFP if configured as a DRP. The PORT pin is only sampled at reset or power up.

7.4.2 Active Mode

Active mode is defined as the port being attached. In active mode, all GPIOs are operational. When in active mode, the TUSB321 device communicates to the AP that the USB port is attached. This happens through the ID pin if TUSB321 is configured as a DFP or DRP connect as source. If TUSB321 is configured as a UFP or a DRP connected as a sink, the OUT1 and OUT2 pins are used. The TUSB321 device exits active mode under the following conditions:

- Cable unplug
- V_{BUS} removal if attached as a UFP

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TUSB321 device is a Type-C configuration channel logic and port controller. The TUSB321 device can detect when a Type-C device is attached, what type of device is attached, the orientation of the cable, and power capabilities (both detection and broadcast). The TUSB321 device can be used in a source application (DFP) or in a sink application (UFP).

8.2 Typical Application

8.2.1 DFP Mode

[Figure 4](#) shows the TUSB321 device configured as a DFP.

Typical Application (continued)

8.2.1.1 Design Requirements

For this design example, use the parameters listed in [Table 4](#):

Table 4. Design Requirements for DFP Mode

DESIGN PARAMETER	VALUE
V_{DD} (4.5 V to 5.5 V)	5 V
Type-C port type (UFP, DFP, or DRP)	DFP PORT pin is pulled up
Advertised Type-C Current (Default, 1.5 A, 3.0 A)	3.0 A
R_{VBUS} (855-k Ω to 920-k Ω)	900-k Ω
VCONN Support	Yes

8.2.1.2 Detailed Design Procedure

The TUSB321 device supports a V_{DD} in the range of 4.5 to 5.5 V. In this particular case, V_{DD} is set to 5 V. A 100-nF capacitor is placed near V_{DD} . Also, a 100 μ F is used to meet the USB Type-C bulk capacitance requirement of 10 μ F to 220 μ F.

The TUSB321 current advertisement is determined by the state of the CURRENT_MODE pin. In this particular example, 3.0 A advertisement is desired so the CURRENT_MODE pin is pulled high to V_{DD} through 10-k Ω resistor.

The DIR pin is used to control the MUX for connecting the USB3 SS signals to the appropriate pins on the USB Type-C receptacle. In this particular case, a HD3SS3212 is used as the MUX. In order to minimize crossing in routing the USB3 SS signals to the USB Type C connector, the connection of CC1 and CC2 to the TUSB321 is swapped.

The Type-C port mode is determined by the state of the PORT pin. When the PORT pin is pulled high, the TUSB321 device is in DFP mode.

The VBUS_DET pin must be connected through a R_{VBUS} resistor to V_{BUS} on the Type-C that is connected. This large resistor is required to protect the TUSB321 device from large V_{BUS} voltage that is possible in present day systems. This resistor along with internal pulldown keeps the voltage observed by the TUSB321 device in the recommended range.

The USB2 specification requires the bulk capacitance on V_{BUS} based on UFP or DFP. When operating the TUSB321 device in a DFP mode, a bulk capacitance of at least 120 μ F is required. In this particular case, a 150- μ F capacitor was chosen.

8.2.1.3 Application Curve




Figure 5. Application Curve for DFP Mode

8.3 Initialization Set Up

The general power-up sequence for the TUSB321 device is as follows:

1. System is powered off (device has no V_{DD}). The TUSB321 device is configured internally in UFP mode with Rds on CC pins.
2. V_{DD} ramps – POR circuit.
3. The TUSB321 device enters unattached mode and determines the voltage level from the PORT pin. This determines the mode in which the TUSB321 device operates (DFP, UFP, DRP).
4. The TUSB321 device monitors the CC pins as a DFP and V_{BUS} for attach as a UFP.
5. The TUSB321 device enters active mode when attach has been successfully detected.

9 Power Supply Recommendations

The TUSB321 device has a wide power supply range from 4.5 to 5.5 V. The TUSB321 device can be run off of a system power such as a battery.

10 Layout

10.1 Layout Guidelines

1. An extra trace (or stub) is created when connecting between more than two points. A trace connecting pin A6 to pin B6 will create a stub because the trace also has to go to the USB Host. Ensure that:
 - A stub created by short on pin A6 (DP) and pin B6 (DP) at Type-C receptacle does not exceed 3.5 mm.
 - A stub created by short on pin A7 (DM) and pin B7 (DM) at Type-C receptacle does not exceed 3.5 mm.
2. A 100-nF capacitor should be placed as close as possible to the TUSB321 V_{DD} pin.

10.2 Layout Example




Figure 6. TUSB321 Layout

11 Device and Documentation Support

11.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.2 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.3 Trademarks

E2E is a trademark of Texas Instruments.

USB Type-C is a trademark of USB Implementers Forum.

All other trademarks are the property of their respective owners.

11.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.5 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TUSB321RWBR	Active	Production	X2QFN (RWB) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	21
TUSB321RWBR.A	Active	Production	X2QFN (RWB) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	0 to 70	21
TUSB321RWBRG4	Active	Production	X2QFN (RWB) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	21
TUSB321RWBRG4.A	Active	Production	X2QFN (RWB) 12	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 70	21

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TUSB321RWBR	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2
TUSB321RWBRG4	X2QFN	RWB	12	3000	180.0	8.4	1.8	1.8	0.48	4.0	8.0	Q2


TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TUSB321RWBR	X2QFN	RWB	12	3000	210.0	185.0	35.0
TUSB321RWBRG4	X2QFN	RWB	12	3000	210.0	185.0	35.0


RWB0012A



PACKAGE OUTLINE

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



4221631/B 07/2017


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.


RWB0012A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:30X



SOLDER MASK DETAILS

4221631/B 07/2017

NOTES: (continued)


3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sl原因271).

EXAMPLE STENCIL DESIGN

RWB0012A

X2QFN - 0.4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE BASED ON 0.1 mm THICK STENCIL

PADS 1,2,7 & 8
96% PRINTED SOLDER COVERAGE BY AREA
SCALE:50X

4221631/B 07/2017

NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated