

TSDxxC Bidirectional TVS Diodes in SOD-323 Package

1 Features

- IEC 61000-4-2 ESD protection:
 - ±30kV contact discharge
 - ±30kV air gap discharge
- IEC 61000-4-5 surge protection: - 6.5-30A (8/20µs)
- Low IO capacitance < 7pF (typical)
- Ultra low leakage current: 10nA (maximum)
- Industrial temperature range: -55°C to +150°C
- Industry standard SOD-323 leaded package (2.65mm × 1.3mm)

2 Applications

- I/O Protection •
- **Power Line Protection**
- **USB VBUS**
- **Appliances**
- Medical & Healthcare
- **Retail Automation**

3 Description

The TSDxxC are a family of bidirectional TVS protection diodes designed for clamping harmful transients such as ESD and surge. The TSDxxC devices are rated to dissipate ESD strikes up to ±30kV (contact and air gap discharge) which exceeds the maximum level specified in the IEC 61000-4-2 international standard (Level 4).

Combining the robust clamping performance and low capacitance of these devices, TSDxxC are excellent TVS diodes to protect both data lines and power lines in many different applications.


The TSDxxC family is offered in the industry standard, leaded SOD-323 package to enable easy solderability.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TSDxxC	DYF (SOD-323, 2)	2.65mm × 1.3mm

For more information, see Section 9. (1)

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Functional Block Diagram





Table of Contents

1 Features	1
2 Applications	
3 Description	
4 Pin Configuration and Functions	
5 Specifications	3
5.1 Absolute Maximum Ratings	3
5.2 ESD Ratings—JEDEC Specification	
5.3 ESD Ratings—IEC Specification	
5.4 Recommended Operating Conditions	4
5.5 Thermal Information	4
5.6 Electrical Characteristics - TSD05C	<mark>5</mark>
5.7 Electrical Characteristics - TSD12C	6
5.8 Electrical Characteristics - TSD15C	7
5.9 Electrical Characteristics - TSD18C	8

5.10 Electrical Characteristics - TSD24C	9
5.11 Electrical Characteristics - TSD36C	10
5.12 Typical Characteristics	11
6 Application and Implementation	
6.1 Application Information	. 13
7 Device and Documentation Support	
7.1 Documentation Support	
7.2 Receiving Notification of Documentation Updates	
7.3 Support Resources	. 13
7.4 Trademarks	
7.5 Electrostatic Discharge Caution	13
7.6 Glossary	
8 Revision History	
9 Mechanical, Packaging, and Orderable Information	



4 Pin Configuration and Functions




Figure 4-1. DYF Package, 2-Pin SOD-323 (Top View)

Table 4-1. Pin Functions

	PIN	TYPE ⁽¹⁾	DESCRIPTION	
NO.	NAME	IIFE''		
1	IO	I/O	Protected Channel. If used as IO, connect pin 2 to ground	
2	IO	I/O	Protected Channel. If used as IO, connect pin 1 to ground	

(1) I = input, O = output

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	Parameter	DEVICE	MIN	MAX	UNIT
P _{PP}	IEC 61000-4-5 (t _p 8/20µs) Peak Pulse Power at 25°C	TSD05C		400	W
		TSD12C			
		TSD15C		390	W
P _{PP}	IEC 61000-4-5 (t _p 8/20µs) Peak Pulse Power at 25°C	TSD18C		390	vv
		TSD24C			
		TSD36C		400	W
I _{PP}	IEC 61000-4-5 (t _p 8/20µs) Peak Pulse Current at 25°C	TSD05C		30	А
		TSD12C		15	А
		TSD15C		10	А
I _{PP}	IEC 61000-4-5 (t _p 8/20µs) Peak Pulse Current at 25°C	TSD18C		12	
		TSD24C		9	А
		TSD36C		6.5	А
T _A	Ambient Operating Temperature		-55	150	°C
T _{stg}	Storage Temperature		-65	155	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute maximum ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If briefly operating outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not sustain damage, but it may not be fully functional. Operating the device in this manner may affect device reliability, functionality, performance, and shorten the device lifetime.



5.2 ESD Ratings—JEDEC Specification

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 ⁽¹⁾	±2500	V
V _(ESD)	Liechostalic discharge	Charged device model (CDM), per JEDEC specification JS-002 ⁽²⁾	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufactuuring with a standard ESD control proccess

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufactuuring with a standard ESD control process.

5.3 ESD Ratings—IEC Specification

			VALUE	UNIT
V	Electrostatic discharge	IEC 61000-4-2 contact discharge	±30000	V
V _(ESD)		IEC 61000-4-2 air-gap discharge	±30000	v

5.4 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
T _A	Operating free-air temperature	-55		150	°C

5.5 Thermal Information

		TSD05C	TSD12C / TSD15C / TSD18C	TSD24C / TSD36C	
	THERMAL METRIC ⁽¹⁾ DYF (SOD-323) D		DYF (SOD-323)	DYF (SOD-323)	UNIT
		2 PINS	2 PINS	2 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	672.0	683.8	686.1	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	230.5	264.2	267.0	°C/W
R _{θJB}	Junction-to-board thermal resistance	541.4	559.0	560.5	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	64.4	89.9	91.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	527.5	544.8	546.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: TSD05C TSD12C TSD15C TSD18C TSD24C TSD36C



5

5.6 Electrical Characteristics - TSD05C At TA=25°C (unless otherwise noted) (1)

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <50 nA, across operating temperature range	-5.5		5.5	V
V _{BR}	Break-down voltage	I _{IO} = 1 mA, IO to GND and GND to IO	7	8	9	V
I _{LEAK}	Reverse leakage current	V _{IO} = 5.5 V, IO to GND or GND to IO		5	10	nA
	Surge clamping	I _{PP} = 24 A, IO to GND or GND to IO		10.7	13.8	V
M	voltage, t _p = 8/20 µs ⁽²⁾	I _{PP} = 30 A, IO to GND or GND to IO		11.5	8 9 5 10 0.7 13.8 .5 15 0.3 15	V
V _{CLAMP}	TLP clamping voltage, t _p = 100 ns	I _{PP} = 16 A, IO to GND or GND to IO		9.3		V
Р	Dynamic	IO to GND		0.15		Ω
R _{DYN}	resistance (3)	GND to IO		0.15		12
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		4	7	pF

(1) Typical parameters are measured at 25°C

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)



5.7 Electrical Characteristics - TSD12C At TA=25°C (unless otherwise noted) $^{(1)}$

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <10 nA, across operating temperature range			12	V
V _{BRR}	Breakdown voltage	I _{IO} = 10 mA, IO to GND and GND to IO	13.2	15.6	19	V
I _{LEAK}	Reverse leakage current	V _{IO} = 12 V, IO to GND or GND to IO		5	10	nA
	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			18.5 21	V
	voltage, t _p =	I _{PP} = 5 A, IO to GND or GND to IO	to GND or GND to IO to GND or GND to IO	21	V	
	8/20 µs ⁽²⁾	I _{PP} = 15 A, IO to GND or GND to IO			26	V
	TLP clamping voltage, t _p = 100 ns	I _{PP} = 16 A, IO to GND or GND to IO		19.4		V
D	Dynamic	IO to GND		0.15	21 26).4 15	Ω
R _{DYN}	resistance ⁽³⁾	GND to IO	1	0.15		12
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		6.5	8	pF

Typical parameters are measured at 25°C (1)

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)



7

5.8 Electrical Characteristics - TSD15C At TA=25°C (unless otherwise noted) (1)

P	ARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <10 nA, across operating temperature range			15	V
V _{BRR}	Breakdown voltage	I _{IO} = 10 mA, IO to GND and GND to IO	19	22	25	V
I _{LEAK}	Reverse leakage current	V _{IO} = 15 V, IO to GND or GND to IO		5	10	nA
	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			10 25.6 28 33	V
	voltage, t _p =	I _{PP} = 5 A, IO to GND or GND to IO		22 25 5 10 25.6 28 33 25 0.2	V	
V _{CLAMP}	VoltageRRBreakdown voltageIIO = 10 mA, IO to GND and GND to IORRReverse leakage current $V_{IO} = 15 V$, IO to GND or GND to IOAKReverse leakage current $V_{IO} = 15 V$, IO to GND or GND to IOSurge clamping voltage, $t_p = 8/20 \ \mu s$ (2)IPP = 1 A, IO to GND or GND to IOTLP clamping voltage, $t_p = 100$ nsIPP = 12 A, IO to GND or GND to IOTLP clamping voltage, $t_p = 100$ nsIPP = 16 A, IO to GND or GND to IODynamicIO to GND	I _{PP} = 12 A, IO to GND or GND to IO			33	V
	voltage, $t_p = 100$	I _{PP} = 16 A, IO to GND or GND to IO		25		V
Р	Dynamic	IO to GND		0.2		Ω
R _{DYN}	resistance ⁽³⁾	GND to IO		0.2	5 10 25.6 28 33 5 2	Ω
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		6.7	9	pF

Typical parameters are measured at 25°C (1)

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)



5.9 Electrical Characteristics - TSD18C At TA=25°C (unless otherwise noted) $^{(1)}$

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <10 nA, across operating temperature range			18	V
V _{BRR}	Breakdown voltage	I _{IO} = 10 mA, IO to GND and GND to IO	19	22	25	V
I _{LEAK}	Reverse leakage current	V _{IO} = 18 V, IO to GND or GND to IO		5	10	nA
V _{CLAMP}	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			25.6	V
	voltage, t _p =	I _{PP} = 5 A, IO to GND or GND to IO			28	V
	8/20 µs ⁽²⁾	I _{PP} = 12 A, IO to GND or GND to IO			33	V
	TLP clamping voltage, t _p = 100 ns	I _{PP} = 16 A, IO to GND or GND to IO		25		V
_	Dynamic	IO to GND		0.2		Ω
R _{DYN}	resistance ⁽³⁾	GND to IO	- 0.2			Ω
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		6.7	9	pF

Typical parameters are measured at 25°C (1)

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)



9

5.10 Electrical Characteristics - TSD24C At TA=25°C (unless otherwise noted) (1)

PA	RAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <10 nA, across operating temperature range			24	V
V _{BR}	Breakdown voltage	I _{IO} = 10 mA, IO to GND and GND to IO	25.5	30.5	35.5	V
I _{LEAK}	Reverse leakage current	V _{IO} = 24 V, IO to GND or GND to IO		5	10	nA
VCLAMP	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			34	V
	voltage, t _p =	I _{PP} = 5 A, IO to GND or GND to IO			43	V
	8/20 µs ⁽²⁾	I _{PP} = 9 A, IO to GND or GND to IO			50	V
	TLP clamping voltage, t _p = 100 ns	I _{PP} = 16 A, IO to GND or GND to IO		36		V
5	Dynamic	IO to GND		0.25		Ω
R _{DYN}	resistance ⁽³⁾	GND to IO	0.35			Ω
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		4.3	6	pF

Typical parameters are measured at 25°C (1)

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of R_{DYN} using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)



5.11 Electrical Characteristics - TSD36C


AL TA=25°C	c (unless otherwise note	u) \''				
	PARAMETER	TEST CONDITION	MIN	TYP	MAX	UNIT
V _{RWM}	Reverse stand-off voltage	I _{IO} <50 nA, across operating temperature range			36	V
V _{BR}	Breakdown voltage	I _{IO} = 10 mA, I/O to GND and GND to I/O	37.8	41.2	44.2	V
I _{LEAK}	Reverse leakage current	V _{IO} = 36 V, IO to GND or GND to IO		5	10	nA
V _{CLAMP}	Surge clamping	I _{PP} = 1 A, IO to GND or GND to IO			47	V
	voltage, t _p =	I _{PP} = 5 A, IO to GND or GND to IO			64	V
	8/20 μs ⁽²⁾	I _{PP} = 6.5 A, IO to GND or GND to IO			71	V
TLP clamping voltage, t _p = 100 ns		I _{PP} = 16 A, IO to GND or GND to IO		56		V
D	Dynamic	IO to GND		0.0		0
R _{DYN}	resistance ⁽³⁾	GND to IO	0.6			Ω
CL	Line capacitance	$V_{IO} = 0 V; f = 1 MHz, IO to GND$		4.3	6	pF

(1) Typical parameters are measured at 25°C

Nonrepetitive current pulse 8 to 20 μ s exponentially decaying waveform according to IEC 61000-4-5 Extraction of RDYN using least squares fit of TLP characteristics between I = 10 A and I = 20 A (2)




5.12 Typical Characteristics





5.12 Typical Characteristics (continued)





6 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

6.1 Application Information

The TSDxxC are TVS diodes that provide a path to ground for dissipating transient voltage spikes (such as ESD or surge) on signal lines and power lines. Connect the device in parallel to the down stream circuitry for protection. As the current from the transient passes through the TVS, only a small voltage drop is present across the diode. The small voltage drop is presented to the protected IC. The low R_{DYN} of the triggered TVS holds this voltage (V_{CLAMP}) to a safe level for the protected IC. For more information on how to properly use this device, refer to the *ESD Packaging and Layout Guide*.

7 Device and Documentation Support

7.1 Documentation Support

7.1.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, ESD Packaging and Layout Guide application reports
- Texas Instruments, *ESD Layout Guide* application reports
- Texas Instruments, Generic ESD Evaluation Module user's guide
- Texas Instruments, Reading and Understanding an ESD Protection data sheet

7.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

7.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

7.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

7.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

7.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

Copyright © 2024 Texas Instruments Incorporated



8 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision B (July 2024) to Revision C (October 2024)	Page
•	Added TSD12C, TSD15C, TSD18C, and TSD24C to the data sheet	1

С	hanges from Revision A (July 2023) to Revision B (July 2024)	Page
•	Added TSD36C to the data sheet	1
•	Changed the status of the data sheet from: Advanced Information to: Production Data	1

9 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation



PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TSD05CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	33KF
TSD05CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-40 to 125	33KF
TSD12CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3JMF
TSD12CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	See TSD12CDYFR	3JMF
TSD15CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3MLF
TSD15CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	See TSD15CDYFR	3MLF
TSD18CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3JQF
TSD18CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	See TSD18CDYFR	3JQF
TSD24CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3GWF
TSD24CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	See TSD24CDYFR	3GWF
TSD36CDYFR	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3GNF
TSD36CDYFR.B	Active	Production	SOT (DYF) 2	3000 LARGE T&R	Yes	SN	Level-3-260C-168 HR	-55 to 150	3GNF

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

30-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TSD12C, TSD15C, TSD18C, TSD24C, TSD36C :

• Automotive : TSD12C-Q1, TSD15C-Q1, TSD18C-Q1, TSD24C-Q1, TSD36C-Q1

NOTE: Qualified Version Definitions:

• Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects



Texas

STRUMENTS

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TSD05CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1
TSD12CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1
TSD15CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1
TSD18CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1
TSD24CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1
TSD36CDYFR	SOT	DYF	2	3000	178.0	9.5	1.48	3.3	1.25	4.0	8.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

31-Oct-2024



Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)				
TSD05CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				
TSD12CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				
TSD15CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				
TSD18CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				
TSD24CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				
TSD36CDYFR	SOT	DYF	2	3000	210.0	200.0	42.0				


DYF0002A



PACKAGE OUTLINE

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.




DYF0002A

EXAMPLE BOARD LAYOUT

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.




DYF0002A

EXAMPLE STENCIL DESIGN

SOT(SOD-323) - 1 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

6. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated