

## TS5A3167 0.9Ω 1-channel 1:1 SPST Analog Switch

### 1 Features

- Isolation in powered-off mode,  $V_{cc} = 0$
- Low on-state resistance  $(0.9\Omega)$
- Control inputs are 5.5V tolerant
- Low charge injection
- Low total harmonic distortion (THD)
- 1.65V to 5.5V single-supply operation
- Latch-up performance exceeds 100mA per JESD 78, Class II
- ESD performance tested per JESD 22
  - 2000V Human-Body Model (A114-B, Class II)
  - 1000V Charged-Device Model (C101)

### 2 Applications

- Cell phones •
- PDAs
- Portable instrumentation
- Audio and video signal routing
- Low-voltage data-acquisition systems
- Communication circuits
- Modems •
- Hard drives •
- Computer peripherals

- Wireless terminals and peripherals
- Microphone switching
- Notebook docking


### **3 Description**

The TS5A3167 is a bidirectional, single-channel, single-pole single-throw (SPST) analog switch that is designed to operate from 1.65V to 5.5V. The TS5A3167 device offers a low ON-state resistance. The device has excellent total harmonic distortion (THD) performance and consumes very low power. These features make this device correct for portable audio applications.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
	DBV (SOT-23, 5)	2.90mm x 1.60mm
TS5A3167	DCK (SOT-SC70, 5)	2.00mm x 1.25mm
	YZP (DSBGA, 5)	1.50mm x 0.90mm

- For all available packages, see Section Mechanical, (1) Packaging, and Orderable Information
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Simple Schematic





## **Table of Contents**

1 Features1	7 Detailed Description17
2 Applications1	7.1 Overview
3 Description1	7.2 Functional Block Diagram17
4 Pin Configuration and Functions	7.3 Feature Description
5 Specifications	7.4 Device Functional Modes17
5.1 Absolute Maximum Ratings4	8 Application and Implementation18
5.2 ESD Ratings 4	8.1 Application Information Disclaimer18
5.3 Recommended Operating Conditions4	8.2 Application Information18
5.4 Thermal Information4	8.3 Typical Application18
5.5 Electrical Characteristics for 5V Supply5	8.4 Layout19
5.6 Electrical Characteristics for 3.3V Supply6	9 Device and Documentation Support
5.7 Electrical Characteristics for 2.5V Supply7	9.1 Receiving Notification of Documentation Updates21
5.8 Electrical Characteristics for 1.8V Supply9	9.2 Support Resources
5.9 Typical Characteristics11	9.3 Trademarks21
6 Parameter Measurement Information13	10 Revision History21



## **4** Pin Configuration and Functions





Figure 4-1. DBV or DCK Package 5- Pin (SOT-23 or SC70) Top View



### Figure 4-2. YZP Package 5-Pin (DSBGA) Bottom View

Р	IN	DESCRIPTION
NAME	NO.	DESCRIPTION
NC	1	Normally Closed
СОМ	2	Common
GND	3	Ground
IN	4	Digital control pin, COM connected to NC when logic low
V <sub>CC</sub>	5	Power Supply
NC	A1	Normally Closed
СОМ	B1	Common
GND	C1	Ground
V <sub>CC</sub>	A2	Power Supply
IN	C2	Digital control pin, COM connected to NC when logic low



### **5** Specifications

### 5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup> (2)

			MIN	MAX	UNIT
Supply voltage range <sup>(3)</sup>		V <sub>CC</sub>	-0.5	6.5	V
Analog voltage range <sup>(3) (4) (5)</sup>		V <sub>NC</sub> V <sub>COM</sub>	-0.5	V <sub>CC</sub> + 0.5	V
Analog port diode current	$V_{NC}, V_{COM} < 0$	I <sub>K</sub>	-50		mA
On-state switch current	$\gamma = 0$ to $\gamma$	I <sub>NC</sub>	-200	200	mA
On-state peak switch current <sup>(6)</sup>	$V_{NC}$ , $V_{COM} = 0$ to $V_{CC}$	I <sub>COM</sub>	-400	400	ША
Digital input voltage range <sup>(3) (4)</sup>		VI	-0.5	6.5	V
Digital clamp current	V <sub>1</sub> < 0	I <sub>IK</sub>	-50		mA
Continuous current through V <sub>CC</sub>		I <sub>CC</sub>		100	mA
Continuous current through GND		I <sub>GND</sub>	-100		mA
Storage temperature range		T <sub>stg</sub>	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

(3) All voltages are with respect to ground, unless otherwise specified.

(4) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.

(5) This value is limited to 5.5V maximum.

(6) Pulse at 1ms duration < 10% duty cycle.

#### 5.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22- $C101^{(2)}$	±1000	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.

### **5.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V <sub>CC</sub>	Supply voltage range	1.65	5.5	V
V <sub>NC</sub> V <sub>COM</sub>	Analog voltage range	0	V <sub>CC</sub>	V
VI	Digital input voltage range	0	V <sub>CC</sub>	V

#### **5.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SOT-23)	YZP (DSBGA)	UNIT
		5 PINS	5 PINS	5 PINS	
R <sub>0JA</sub>	Junction-to-ambient thermal resistance	230.3	268.0	146.2	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	111.9	171.8	1.4	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	69.5	64.5	39.3	°C/W
ΨJT	Junction-to-top characterization parameter	33.0	40.5	0.7	°C/W



			TS5A3167		
THERMAL METRIC <sup>(1)</sup>		DBV (SOT-23)	DCK (SOT-23)	YZP (DSBGA)	UNIT
		5 PINS	5 PINS	5 PINS	
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	69.0	62.9	39.8	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	N/A	N/A	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application note.

### 5.5 Electrical Characteristics for 5V Supply

 $V_{CC}$  = 4.5V to 5.5V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CO	ONDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG S	WITCH								
		$0 \le V_{NC} \le V_{CC},$	Switch ON, See	25°C			0.8	1.1	
r <sub>peak</sub>	Peak ON resistance	$I_{COM} = -100 \text{mA}$	Figure 6-1	Full	4.5V			1.2	Ω
		V <sub>NC</sub> = 2.5V,	Switch ON, See	25°C			0.75	0.9	
r <sub>on</sub>	ON-state resistance	$I_{COM} = -100 \text{mA}$	Figure 6-1	Full	4.5V			1	Ω
		$0 \le V_{NC} \le V_{CC},$ $I_{COM} = -100 \text{mA}$	- Switch ON, See	25°C			0.2		
r <sub>on(flat)</sub>	ON-state resistance flatness	V <sub>NC</sub> = 1V, 1.5V,	Figure 6-1	25°C	4.5V		0.15	0.25	Ω
		2.5V, I <sub>COM</sub> = –100mA		Full				0.25	
		V <sub>NC</sub> = 1V,		25°C		0	4	20	
I <sub>NC(OFF)</sub> I <sub>NC(PWROFF)</sub>	NC OFF leakage current	V <sub>COM</sub> = 4.5V, or V <sub>NC</sub> = 4.5V, V <sub>COM</sub> = 1V,	Switch OFF, See Figure 6-2	Full	5.5V	-150		150	nA
INC(PWROFF)		V <sub>NC</sub> = 0 to 5.5V,		25°C	0)(	-10	0.2	10	۵
		$V_{COM} = 5.5V \text{ to } 0$		Full	0V	-50		50	μA
I <sub>COM(OFF)</sub> I <sub>COM(PWROF</sub>	COM OFF leakage current	$V_{1,0} = 1V$	Switch OFF, See	25°C		0	4	20	
				Full	5.5V	-150		150	nA
F)				25°C	0V	-10	0.2	10	- uA
				Full	00	-50		50	
		V <sub>NC</sub> = 1V,		25°C		-5	0.4	5	
I <sub>NC(ON)</sub>	NC ON leakage current	$V_{COM}$ = Open, or $V_{NC}$ = 4.5V, $V_{COM}$ = Open	Switch ON, See Figure 6-3	Full	5.5V	-50		50	nA
		V <sub>COM</sub> = 1V,		25°C		-5	0.4	5	
I <sub>COM(ON)</sub>	COM ON leakage current	$V_{NC}$ = Open, or $V_{COM}$ = 4.5V, $V_{NC}$ = Open	Switch ON, See Figure 6-3	Full	5.5V	-20		20	nA
DIGITAL CO	ONTROL INPUTS (IN)	L							
V <sub>IH</sub>	Input logic high			Full		2.4		5.5	V
V <sub>IL</sub>	Input logic low			Full		0		0.8	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>1</sub> = 5.5V or 0		25°C	5.5V	-2	0.3	2	nA
'IH, 'IL			Full	0.50	-20		20		
DYNAMIC									
		V <sub>COM</sub> = V <sub>CC</sub> ,	C <sub>L</sub> = 35pF, See	25°C	5V	1	4.5	7.5	
t <sub>ON</sub>	Turn-on time	$R_L = 50\Omega$	Figure 6-5	Full	4.5V to 5.5V	1		9	ns



	PARAMETER TEST CONDITIONS		TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
		V <sub>COM</sub> = V <sub>CC</sub> ,	C <sub>1</sub> = 35pF, See	25°C	5V	4.5	8	11	
t <sub>OFF</sub>	Turn-off time	$R_L = 50\Omega$	Figure 6-5	Full	4.5V to 5.5V	3.5		13	ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1nF, See Figure 6-8	25°C	5V		6		рС
$C_{NC(OFF)}$	NC OFF capacitance	$V_{NC} = V_{CC}$ or GND	Switch OFF, See Figure 6-4	25°C	5V		19		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch OFF, See Figure 6-4	25°C	5V		18		pF
C <sub>NC(ON)</sub>	NC ON capacitance	$V_{NC} = V_{CC}$ or GND	Switch ON, See Figure 6-4	25°C	5V		35.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch ON, See Figure 6-4	25°C	5V		35.5		pF
CI	Digital input capacitance	$V_I = V_{CC}$ or GND	See Figure 6-4	25°C	5V		2		pF
BW	Bandwidth	R <sub>L</sub> = 50Ω	Switch ON, See Figure 6-6	25°C	5V		150		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50Ω, f = 1MHz	Switch OFF, See Figure 6-7	25°C	5V		-62		dB
THD	Total harmonic distortion	R <sub>L</sub> = 600Ω, C <sub>L</sub> = 50pF	f = 20Hz to 20kHz, See Figure 6-9	25°C	5V		0.005 %		
SUPPLY									
	Positive supply current	$V_1 = V_{CC}$ or GND	Switch ON or OFF	25°C	5.5V		0.01	0.1	ıιΔ
I <sub>CC</sub>		VI - VCC OL GIND		Full	5.50			1	μA

 $V_{CC}$  = 4.5V to 5.5V,  $T_A$  = –40°C to 85°C (unless otherwise noted)^(1)

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

### 5.6 Electrical Characteristics for 3.3V Supply

	PARAMETER	TEST CC	NDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
ANALOG SWITCH										
r .	Peak ON resistance	$0 \le V_{NC} \le V_{CC},$	Switch ON, See	25°C	3V		1.3	1.6	Ω	
r <sub>peak</sub>	Fear On resistance	I <sub>COM</sub> = -100mA	Figure 6-1	Full	50			1.8	12	
r	ON-state resistance	V <sub>NC</sub> = 2V,	Switch ON, See	25°C	3V		1.1	1.5	Ω	
r <sub>on</sub>		$I_{COM} = -100 \text{mA}$	Figure 6-1	Full	50			1.7	12	
		$0 \le V_{NC} \le V_{CC},$ $I_{COM} = -100 \text{mA}$	Switch ON, See Figure 6-1	25°C			0.3			
r <sub>on(flat)</sub>	ON-state resistance flatness	V <sub>NC</sub> = 2V, 0.8V,		25°C	3V		0.15	0.25	Ω	
		$I_{COM} = -100 \text{mA}$		Full				0.25		
		$V_{\rm NC} = 1V,$		25°C		-5	0.5	5		
I <sub>NC(OFF)</sub>	NC OFF leakage current	$V_{COM} = 3V$ , or $V_{NC} = 3V$ , $V_{COM} = 1V$	Switch OFF, See Figure 6-2	Full	3.6V	-50		50	nA	
I		V <sub>NC</sub> = 0 to 3.6V,	Ŭ	25°C	0V	-5	0.1	5	ıιΔ	
I <sub>NC</sub> (PWROFF)		V <sub>COM</sub> = 3.6V to 0		Full	00	-25	· ·	25	μA	
		$V_{COM} = 1V,$		25°C		-5	0.5	5		
I <sub>COM(OFF)</sub>	COM OFF leakage current	1/ 1/	Switch OFF, See	Full	3.6V	-50		50	nA	
I <sub>COM(PWROF</sub>	······································	V <sub>COM</sub> = 3.6V to 0,		25°C	0V	-5	0.1	5	μA	
F)		$V_{NC} = 0$ to 3.6V		Full		-25		25	μΑ	

#### $V_{CC}$ = 3V to 3.6V, $T_A$ = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT	
		V <sub>NC</sub> = 1V,		25°C		-2	0.3	2		
I <sub>NC(ON)</sub>	NC ON leakage current	$V_{COM}$ = Open, or $V_{NC}$ = 3V, $V_{COM}$ = Open	Switch ON, See Figure 6-3	Full	3.6V	-20		20	nA	
		V <sub>COM</sub> = 1V,		25°C		-2	0.3	2		
I <sub>COM(ON)</sub>	COM ON leakage current	V <sub>NC</sub> = Open, or V <sub>COM</sub> = 3V, V <sub>NC</sub> = Open	Switch ON, See Figure 6-3	Full	3.6V	-20		20	nA	
DIGITAL C	ONTROL INPUTS (IN)		1							
V <sub>IH</sub>	Input logic high			Full		2		5.5	V	
V <sub>IL</sub>	Input logic low			Full		0		0.8	V	
				25°C	2.01/	-2	0.3	2		
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>I</sub> = 5.5V or 0		Full	- 3.6V	-20		20	nA	
DYNAMIC				1				I		
		., .,	0 05 5	25°C	3.3V	1.5	5	9.5		
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC},$ $R_{L} = 50\Omega$	C <sub>L</sub> = 35pF, See Figure 6-5	Full	3V to 3.6V	1.0		10	ns	
			0 - 25=5	25°C	3.3V	4.5	8.5	11	ns ns	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC},$ $R_{L} = 50\Omega$	C <sub>L</sub> = 35pF, See Figure 6-5	Full	3V to 3.6V	3		12.5		
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1nF, See Figure 6-8	25°C	3.3V		6		рС	
$C_{NC(OFF)}$	NC OFF capacitance	$V_{NC} = V_{CC}$ or GND	Switch OFF, See Figure 6-4	25°C	3.3V		19.5		pF	
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch OFF, See Figure 6-4	25°C	3.3V		18.5		pF	
C <sub>NC(ON)</sub>	NC ON capacitance	$V_{NC} = V_{CC}$ or GND	Switch ON, See Figure 6-4	25°C	3.3V		36		pF	
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch ON, See Figure 6-4	25°C	3.3V		36		pF	
CI	Digital input capacitance	$V_I = V_{CC}$ or GND	See Figure 6-4	25°C	3.3V		2		pF	
BW	Bandwidth	R <sub>L</sub> = 50Ω	Switch ON, See Figure 6-6	25°C	3.3V		150		MHz	
O <sub>ISO</sub>	OFF isolation $\begin{array}{c} R_{L} = 50\Omega, \\ f = 1MHz \end{array}$ Switch OFF, See Figure 6-7		25°C	3.3V		-62		dB		
THD	Total harmonic distortion $R_L = 600\Omega$ , $C_L = 50pF$		f = 20Hz to 20kHz, See Figure 6-9	25°C	3.3V		0.01%			
SUPPLY								I		
	Desitive supply surrent		Switch ON or OFF	25°C	2.61/		0.001	0.05		
I <sub>CC</sub>	Positive supply current	$V_{I} = V_{CC}$ or GND	Switch ON or OFF	Full	3.6V			0.3	μA	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

## 5.7 Electrical Characteristics for 2.5V Supply

 $V_{CC}$  = 2.3V to 2.7V,  $T_A$  = –40°C to 85°C (unless otherwise noted)^{(1)}

	PARAMETER	TEST CO	NDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG SWITCH									
	Peak ON resistance	$0 \le V_{NC} \le V_{CC},$ $I_{COM} = -100 \text{mA}$	Switch ON, See	25°C	2.3V		1.8	2.4	Ω
r <sub>peak</sub>	Feak ON Tesistance	I <sub>COM</sub> = -100mA	Figure 6-1	Full	2.50			2.6	32
r	ON-state resistance	V <sub>NC</sub> = 2V, I <sub>COM</sub> = -100mA	Switch ON, See	25°C	2.3V		1.2	2.1	Ω
r <sub>on</sub>		I <sub>COM</sub> = -100mA	Figure 6-1	Full	2.30			2.4	

Copyright © 2025 Texas Instruments Incorporated



### $V_{CC}$ = 2.3V to 2.7V, $T_A$ = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
		$0 \le V_{NC} \le V_{CC},$ $I_{COM} = -100 \text{mA}$	Switch ON See	25°C			0.7		
r <sub>on(flat)</sub>	ON-state resistance flatness	$V_{\rm NC} = 2V, 0.8V,$	Switch ON, See Figure 6-1	25°C	2.3V		0.4	0.6	Ω
		$I_{COM} = -100 \text{mA}$		Full				0.6	
		V <sub>NC</sub> = 1V,		25°C		-5	0.3	5	
I <sub>NC(OFF)</sub>	NC OFF leakage current	$V_{COM} = 3V, or$ $V_{NC} = 3V,$ $V_{COM} = 1V$	Switch OFF, See Figure 6-2	Full	2.7V	-50		50	nA
	V <sub>NC</sub> = 0 to 3.6V, 25°C		25°C	0V	-2	0.05	2	μA	
NC(PWROFF)		V <sub>COM</sub> = 3.6V to 0		Full		-15		15	μ/ (
		$V_{COM} = 1V,$		25°C		-5	0.3	5	
I <sub>COM(OFF)</sub>	COM OFF leakage current	$V_{NC} = 3V$ , or $V_{COM} = 3V$ , $V_{NC} = 1V$	Switch OFF, See	Full	2.7V	-50		50	nA
I <sub>COM(PWROF</sub>		V <sub>COM</sub> = 3.6V to 0,		25°C	0V	-2	0.05	2	
F)		$V_{\rm NC} = 0$ to 3.6V		Full	00	-15		15	μA
		$V_{\rm NC} = 1V,$	-	25°C		-2	0.3	2	
I <sub>NC(ON)</sub>	NC ON leakage current	$V_{COM}$ = Open, or $V_{NC}$ = 3V, $V_{COM}$ = Open	Switch ON, See Figure 6-3	Full	2.7V	-20		20	nA
		V <sub>COM</sub> = 1V, 25°C –2	0.3	2	2				
I <sub>COM(ON)</sub>	$\begin{array}{c} \text{ON} \\ \text{ON} \end{array}  \begin{array}{c} \text{COM ON leakage current} \\ \text{V}_{\text{COM}} = \text{Open, or} \\ \text{V}_{\text{COM}} = 3\text{V}, \\ \text{V}_{\text{NC}} = \text{Open} \end{array}  \begin{array}{c} \text{Switch ON,} \\ \text{Figure 6-3} \\ \end{array}$		Switch ON, See Figure 6-3	Full	2.7V	-20		20	nA
DIGITAL CO	ONTROL INPUTS (IN)								
V <sub>IH</sub>	Input logic high			Full		1.8		5.5	V
V <sub>IL</sub>	Input logic low			Full		0		0.6	V
L. L.	Input leakage current	V <sub>1</sub> = 5.5V or 0		25°C	2.7V	-2	0.3	2	nA
I <sub>IH</sub> , I <sub>IL</sub>		v = 5.5 v or 0		Full	2.70	-20		20	
DYNAMIC									
		$V_{COM} = V_{CC},$	0 - 25=5 0	25°C	2.5V	2	6	10	ns
t <sub>ON</sub>	Turn-on time	$R_{L} = 50\Omega$	C <sub>L</sub> = 35pF, See Figure 6-5	Full	2.3V to 2.7V	1		12	
		$\gamma = \gamma = \gamma = \gamma$	C <sub>L</sub> = 35pF, See	25°C	2.5V	4.5	8	10.5	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC},$ $R_{L} = 50\Omega$	Figure 6-5	Full	2.3V to 2.7V	3		15	ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1nF, See Figure 6-8	25°C	2.5V		4		рС
$C_{NC(OFF)}$	NC OFF capacitance	$V_{NC} = V_{CC}$ or GND	Switch OFF, See Figure 6-4	25°C	2.5V		19.5		pF
$C_{COM(OFF)}$	COM OFF capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch OFF, See Figure 6-4	25°C	2.5V		18.5		pF
C <sub>NC(ON)</sub>	NC ON capacitance	$V_{NC} = V_{CC}$ or GND	Switch ON, See Figure 6-4	25°C	2.5V		36.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch ON, See Figure 6-4	25°C	2.5V		36.5		pF
CI	Digital input capacitance	$V_{I} = V_{CC}$ or GND	See Figure 6-4	25°C	2.5V		2		pF
BW	Bandwidth	R <sub>L</sub> = 50Ω	Switch ON, See Figure 6-6	25°C	2.5V		150		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50Ω, f = 1MHz	Switch OFF, See Figure 6-7	25°C	2.5V		-62		dB

 $V_{CC}$  = 2.3V to 2.7V,  $T_A$  = -40°C to 85°C (unless otherwise noted)<sup>(1)</sup>

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> V <sub>CC</sub> MIN TYP I			MAX	UNIT			
THD	Total harmonic distortion	ic distortion $ \begin{array}{c} R_{L} = 600\Omega, \\ C_{L} = 50pF \end{array}  \begin{array}{c} f = 20Hz \text{ to } 20kHz, \\ See \ Figure \ 6-9 \end{array}  25^{\circ}C  2. \end{array} $			2.5V		0.02%				
SUPPLY											
	Positive supply current	$V_{I} = V_{CC}$ or GND	Switch ON or OFF	25°C	2.7V		0.001	0.02			
ICC	ICC				Full	2.1 V			0.25	μA	

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

#### 5.8 Electrical Characteristics for 1.8V Supply

 $V_{CC}$  = 1.65V to 1.95V,  $T_A$  = –40°C to 85°C (unless otherwise noted)^{(1)}

	PARAMETER	TEST CO	ONDITIONS	TA	V <sub>cc</sub>	MIN	TYP	MAX	UNIT
ANALOG S	WITCH	<b>I</b>							
	Deale ON mariatement	$0 \le V_{NC} \le V_{CC}$ ,	Switch ON, See	25°C	4.051/		4.2	25	0
r <sub>peak</sub>	Peak ON resistance	$I_{COM} = -100 \text{mA}$	Figure 6-1	Full	1.65V			30	Ω
		V <sub>NC</sub> = 2V,	Switch ON, See	25°C	4.051/		1.6	3.9	0
r <sub>on</sub>	ON-state resistance	$I_{COM} = -100 \text{mA}$	Figure 6-1	Full	1.65V			4.0	Ω
		$0 \le V_{NC} \le V_{CC},$ $I_{COM} = -100 \text{mA}$	Switch ON, See	25°C	4.0514		2.8		-
r <sub>on(flat)</sub>	ON-state resistance flatness	V <sub>NC</sub> = 2V, 0.8V,	Figure 6-1	25°C	1.65V		4.1	22	Ω
		$I_{COM} = -100 \text{mA}$		Full				27	
		$V_{\rm NC} = 1V$ ,		25°C		-5		5	1
I <sub>NC(OFF)</sub>	NC OFF leakage current	V <sub>COM</sub> = 3V, or V <sub>NC</sub> = 3V, V <sub>COM</sub> = 1V	Switch OFF, See Figure 6-2	Full	1.95V	-50		50	nA
1		V <sub>NC</sub> = 0 to 3.6V,		25°C	0V	-2		2	μA
I <sub>NC</sub> (PWROFF)		$V_{COM}$ = 3.6V to 0		Full		-10		10	μΑ
		$V_{COM} = 1V,$		25°C		-5		5	
I <sub>COM(OFF)</sub>	COM OFF leakage current	$V_{NC} = 3V$ , or $V_{COM} = 3V$ , $V_{NC} = 1V$	Switch OFF, See Figure 6-2	Full	1.95V	-50		50	nA
I <sub>COM(PWROF</sub>		V <sub>COM</sub> = 0 to 3.6V,		25°C	0.4	-2		2	
F)		$V_{\rm NC}$ = 3.6V to 0		Full	0V	-10		10	μA
		V <sub>NC</sub> = 1V,		25°C		-2		2	
I <sub>NC(ON)</sub>	NC ON leakage current	V <sub>COM</sub> = Open, or V <sub>NC</sub> = 3V, V <sub>COM</sub> = Open	Switch ON, See Figure 6-3	Full	1.95V	-20		20	nA
		$V_{COM} = 1V,$		25°C		-2		2	
I <sub>COM(ON)</sub>	COM ON leakage current	V <sub>NC</sub> = Open, or V <sub>COM</sub> = 3V, V <sub>NC</sub> = Open	Switch ON, See Figure 6-3	Full	1.95V	-20		20	nA
DIGITAL CO	ONTROL INPUTS (IN)								
V <sub>IH</sub>	Input logic high			Full		1.5		5.5	V
V <sub>IL</sub>	Input logic low			Full		0		0.6	V
I I	Input leakage current	V <sub>I</sub> = 5.5V or 0		25°C	1.95V	-2	0.3	2	nA
I <sub>IH</sub> , I <sub>IL</sub>		1 - 5.57 61 0		Full	1.337	-20		20	
DYNAMIC									
				25°C	1.8V	3	9	18	
t <sub>ON</sub>	Turn-on time	$V_{COM} = V_{CC},$ $R_L = 50\Omega$	C <sub>L</sub> = 35pF, See Figure 6-5	Full	1.65V to 1.95V	1		20	ns




1/ - 1.65/(10.5)/T		(unless otherwise noted) <sup>(1)</sup>	
$v_{\rm CC} = 1.05 v \ 10 \ 1.95 v, 1$	$A = -40 \ C \ 10 \ 65 \ C$	(unless otherwise noted)	

PARAMETER		TEST CO	NDITIONS	TA	Vcc	MIN	TYP	MAX	UNIT
				25°C	1.8V	5	10	15.5	
t <sub>OFF</sub>	Turn-off time	$V_{COM} = V_{CC},$ $R_L = 50\Omega$	C <sub>L</sub> = 35pF, See Figure 6-5	Full	1.65V to 1.95V	4		18.5	ns
Q <sub>C</sub>	Charge injection	V <sub>GEN</sub> = 0, R <sub>GEN</sub> = 0	C <sub>L</sub> = 1nF, See Figure 6-8	25°C	1.8V		2		рС
C <sub>NC(OFF)</sub>	NC OFF capacitance	$V_{NC} = V_{CC}$ or GND	Switch OFF, See Figure 6-4	25°C	1.8V		19.5		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch OFF, See Figure 6-4	25°C	1.8V		18.5		pF
C <sub>NC(ON)</sub>	NC ON capacitance	$V_{NC} = V_{CC}$ or GND	Switch ON, See Figure 6-4	25°C	1.8V		36.5		pF
C <sub>COM(ON)</sub>	COM ON capacitance	V <sub>COM</sub> = V <sub>CC</sub> or GND	Switch ON, See Figure 6-4	25°C	1.8V	36.5			pF
CI	Digital input capacitance	$V_I = V_{CC}$ or GND	See Figure 6-4	25°C	1.8V		2		pF
BW	Bandwidth	R <sub>L</sub> = 50Ω	Switch ON, See Figure 6-6	25°C	1.8V		150		MHz
O <sub>ISO</sub>	OFF isolation	R <sub>L</sub> = 50Ω, f = 1MHz	Switch OFF, See Figure 6-7	25°C	1.8V		-62		dB
THD	Total harmonic distortion	R <sub>L</sub> = 600Ω, C <sub>L</sub> = 50pF	f = 20Hz to 20kHz, See Figure 6-9	25°C	1.8V		0.055 %		
SUPPLY									
	Positive supply current	$V_{I} = V_{CC}$ or GND	Switch ON or OFF	25°C	1.95V		0.001	0.01	pF pF MHz dB
I <sub>CC</sub>		VI - VCC OF GIVD		Full	1.857	J5V		0.15	μΑ

(1) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.




### **5.9 Typical Characteristics**




TS5A3167 SCDS187D – FEBRUARY 2005 – REVISED JUNE 2025









#### **6** Parameter Measurement Information

























A. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>0</sub> = 50 $\Omega$ , t<sub>r</sub> < 5ns, t<sub>f</sub> < 5ns.

B.  $C_L$  includes probe and jig capacitance.







Figure 6-6. Bandwidth (BW)






A. C<sub>L</sub> includes probe and jig capacitance.

B. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10MHz, Z<sub>0</sub> = 50 $\Omega$ , t<sub>r</sub> < 5ns, t<sub>f</sub> < 5ns.

#### Figure 6-8. Charge Injection (Q<sub>C</sub>)



A. C<sub>L</sub> includes probe and jig capacitance.

### Figure 6-9. Total Harmonic Distortion (THD)



#### Table 6-1. Parameter Description

SYMBOL	DESCRIPTION
V <sub>COM</sub>	Voltage at COM
V <sub>NC</sub>	Voltage at NC
r <sub>on</sub>	Resistance between COM and NC ports when the channel is ON
r <sub>peak</sub>	Peak on-state resistance over a specified voltage range
r <sub>on(flat)</sub>	Difference between the maximum and minimum value of ron in a channel over the specified range of conditions
I <sub>NC(OFF)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the OFF state under worst-case input and output conditions
I <sub>NC(PWROFF)</sub>	Leakage current measured at the NC port during the power-down condition, $V_{CC} = 0$
I <sub>COM(OFF)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the OFF state under worst-case input and output conditions
I <sub>COM(PWROFF)</sub>	Leakage current measured at the COM port during the power-down condition, $V_{CC} = 0$
I <sub>NC(ON)</sub>	Leakage current measured at the NC port, with the corresponding channel (NC to COM) in the ON state and the output (COM) open
I <sub>COM(ON)</sub>	Leakage current measured at the COM port, with the corresponding channel (COM to NC) in the ON state and the output (NC) open
V <sub>IH</sub>	Minimum input voltage for logic high for the control input (IN)
V <sub>IL</sub>	Maximum input voltage for logic low for the control input (IN)
VI	Voltage at the control input (IN)
I <sub>IH</sub> , I <sub>IL</sub>	Leakage current measured at the control input (IN)
t <sub>ON</sub>	Turn-on time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning ON.
t <sub>OFF</sub>	Turn-off time for the switch. This parameter is measured under the specified range of conditions and by the propagation delay between the digital control (IN) signal and analog output (COM or NC) signal when the switch is turning OFF.
Q <sub>C</sub>	Charge injection is a measurement of unwanted signal coupling from the control (IN) input to the analog (NC or COM) output. This is measured in coulombs (C) and measured by the total charge induced due to switching of the control input. Charge injection, $Q_C = C_L \times \Delta V_{COM}$ , $C_L$ is the load capacitance, and $\Delta V_{COM}$ is the change in analog output voltage.
C <sub>NC(OFF)</sub>	Capacitance at the NC port when the corresponding channel (NC to COM) is OFF
C <sub>COM(OFF)</sub>	Capacitance at the COM port when the corresponding channel (COM to NC) is OFF
C <sub>NC(ON)</sub>	Capacitance at the NC port when the corresponding channel (NC to COM) is ON
C <sub>COM(ON)</sub>	Capacitance at the COM port when the corresponding channel (COM to NC) is ON
CI	Capacitance of control input (IN)
O <sub>ISO</sub>	OFF isolation of the switch is a measurement of OFF-state switch impedance. This is measured in dB in a specific frequency, with the corresponding channel (NC to COM) in the OFF state.
BW	Bandwidth of the switch. This is the frequency in which the gain of an ON channel is –3dB below the DC gain.
THD	Total harmonic distortion describes the signal distortion caused by the analog switch. This is defined as the ratio of root mean square (RMS) value of the second, third, and higher harmonic to the absolute magnitude of the fundamental harmonic.
I <sub>CC</sub>	Static power-supply current with the control (IN) pin at V <sub>CC</sub> or GND




### 7 Detailed Description

#### 7.1 Overview

The TS5A3167 is a bidirectional, single-channel, single-pole single-throw (SPST) analog switch that is designed to operate from 1.65V to 5.5V. This device provides a signal switching solution while maintaining excellent signal integrity, which makes the TS5A3367 appropriate for a wide range of applications in various markets including personal electronics, portable instrumentation, and test and measurement equipment. The device maintains the signal integrity by its low ON-state resistance, excellent ON-state resistance matching, and total harmonic distortion (THD) performance. The device consumes very low power and provides isolation when VCC = 0.

#### 7.2 Functional Block Diagram



#### 7.3 Feature Description

#### 7.3.1 Isolation in Powered-Off Mode, $V_{CC} = 0$

When power is not supplied to the  $V_{CC}$  pin,  $V_{CC} = 0$ , the signal paths NC and COM are high impedance. This is specified in the electrical characteristics table under the COM and NC OFF leakage current when  $V_{CC} = 0$ . Because the device is high impedance when it is not powered, other signals are connectable without interference of the TS5A3167.

#### 7.4 Device Functional Modes

Placing a logic low signal on the IN pin of the device turns on the switch and provides a low impedance path from NC to COM.

IN NC TO COM, COM TO NC							
L	ON						
Н	OFF						

#### Table 7-1. Functions



### 8 Application and Implementation

### 8.1 Application Information Disclaimer

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 8.2 Application Information

The TS5A3167 switch is bidirectional, so the NC and COM pins can be used as either inputs or outputs. This switch is typically used when there is one signal path that requires isolation at certain times.

#### 8.3 Typical Application




Figure 8-1. Typical Application

#### 8.3.1 Design Requirements

The TS5A3167 device can be properly operated without any external components.

Unused pin may be left floating or connected to ground.

TI recommends pulling up the digital control pin (IN) to  $V_{CC}$  or pulling down to GND to avoid undesired switch positions that could result from the floating pin. A floating digital pin could cause excess current consumption refer to *Implications of Slow or Floating CMOS Inputs*.

#### 8.3.2 Detailed Design Procedure

Select the appropriate supply voltage to cover the entire voltage swing of the signal passing through the switch because the TS5A3167 input and output signal swing through NC and COM are dependent on the supply voltage  $V_{CC}$ . For example, if the desired signal level to pass through the switch is 5V,  $V_{CC}$  must be greater than or equal to 5V.  $V_{CC}$  = 3.3V is not valid for passing a 5V signal since the analog signal voltage cannot exceed the supply.



#### 8.3.3 Application Curves




Figure 8-2. ron vs V<sub>COM</sub>

#### **Power Supply Recommendations**

TI recommends proper power-supply sequencing for all CMOS devices. Do not exceed the absolute maximum ratings, because stresses beyond the listed ratings can cause permanent damage to the device. It is recommended that  $V_{CC}$  is powered on first, followed by NC or COM but not required because of the Isolation in Powered-Off Mode,  $V_{CC} = 0$  feature.

Although it is not required, power-supply bypassing improves noise margin and prevents switching noise propagation from the  $V_{CC}$  supply to other components. A 0.1µF capacitor, connected from  $V_{CC}$  to GND, is adequate for most applications.

#### 8.4 Layout


#### 8.4.1 Layout Guidelines

TI recommends following common printed-circuit board layout guidelines to ensure reliability of the device.

- Use bypass capacitors on power supplies
- Use short trace lengths to avoid excessive loading



#### 8.4.2 Layout Example







### 9 Device and Documentation Support

#### **9.1 Receiving Notification of Documentation Updates**

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 9.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 9.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments. All trademarks are the property of their respective owners.

### **10 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	hanges from Revision C (August 2018) to Revision D (June 2025)	Page
•	Updated the numbering format for tables, figures, and cross-references throughout the document	1
•	Moved Parameter Description table from Section 9 to Section 6	13

С	hanges from Revision B (March 2017) to Revision C (August 2018)	Page
•	Changed the DSBGA Body Size From: 1.50 mm x 9.00 mm To: 1.50 mm x 0.90 mm in the <i>Device Informately</i> table	
•	Changed the YZP package pinout view From: Top View To: Bottom View	

### Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



#### **PACKAGING INFORMATION**

Orderable part number	Status (1)	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TS5A3167DBVR	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU   SN	Level-1-260C-UNLIM	-40 to 85	(JATF, JATR) (JATH, JATP)
TS5A3167DBVR.B	Active	Production	SOT-23 (DBV)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JATF, JATR) (JATH, JATP)
TS5A3167DCKR	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JG5, JGF, JGR) (JGH, JGP, JGS)
TS5A3167DCKR.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JG5, JGF, JGR) (JGH, JGP, JGS)
TS5A3167DCKRG4	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU   NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JG5, JGF, JGR) (JGH, JGP, JGS)
TS5A3167DCKRG4.B	Active	Production	SC70 (DCK)   5	3000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(JG5, JGF, JGR) (JGH, JGP, JGS)
TS5A3167YZPR	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	JGN
TS5A3167YZPR.B	Active	Production	DSBGA (YZP)   5	3000   LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	JGN

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.



www.ti.com

## PACKAGE OPTION ADDENDUM

27-Jun-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



Texas

\*All dimensions are nominal

STRUMENTS

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS5A3167DBVR	SOT-23	DBV	5	3000	178.0	9.0	3.23	3.17	1.37	4.0	8.0	Q3
TS5A3167DCKR	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TS5A3167DCKRG4	SC70	DCK	5	3000	180.0	8.4	2.47	2.3	1.25	4.0	8.0	Q3
TS5A3167YZPR	DSBGA	YZP	5	3000	178.0	9.2	1.02	1.52	0.63	4.0	8.0	Q1



www.ti.com

## PACKAGE MATERIALS INFORMATION

1-Aug-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS5A3167DBVR	SOT-23	DBV	5	3000	180.0	180.0	18.0
TS5A3167DCKR	SC70	DCK	5	3000	202.0	201.0	28.0
TS5A3167DCKRG4	SC70	DCK	5	3000	202.0	201.0	28.0
TS5A3167YZPR	DSBGA	YZP	5	3000	220.0	220.0	35.0

# YZP0005



## **PACKAGE OUTLINE**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



# YZP0005

# **EXAMPLE BOARD LAYOUT**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SNVA009 (www.ti.com/lit/snva009).




# YZP0005

# **EXAMPLE STENCIL DESIGN**

## DSBGA - 0.5 mm max height

DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.




# **DCK0005A**



# **PACKAGE OUTLINE**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



## **DCK0005A**

# **EXAMPLE BOARD LAYOUT**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

Publication IPC-7351 may have alternate designs.
Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DCK0005A

# **EXAMPLE STENCIL DESIGN**

## SOT - 1.1 max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

10. Board assembly site may have different recommendations for stencil design.



# **DBV0005A**



## **PACKAGE OUTLINE**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  This drawing is subject to change without notice.
  Reference JEDEC MO-178.

- 4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25 mm per side.
- 5. Support pin may differ or may not be present.



## DBV0005A

# **EXAMPLE BOARD LAYOUT**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



## DBV0005A

# **EXAMPLE STENCIL DESIGN**

## SOT-23 - 1.45 mm max height

SMALL OUTLINE TRANSISTOR



NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

9. Board assembly site may have different recommendations for stencil design.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated