



TS3L110 Quad SPDT High-Bandwidth 10/100 Base-T LAN Switch Differential 8-Channel to 4-Channel Multiplexer/Demultiplexer

Features

- Wide bandwidth (BW = 500 MHz typical)
- Low crosstalk ($X_{TALK} = -30 \text{ dB typical}$)
- Bidirectional data flow with near-zero propagation
- Low and flat ON-state resistance $(r_{on} = 4 \Omega \text{ typical}, r_{on(flat)} = 1 \Omega)$
- Switching on Data I/O Ports (0 to 5 V)
- V_{CC} Operating range from 3 V to 3.6 V
- Ioff Supports partial power-down-mode operation
- Data and control inputs have undershoot clamp
- Latch-up performance exceeds 100 mA Per JESD 78, class II
- ESD Performance tested per JESD 22
 - 2000-V Human-body model (A114-B, class II)
 - 1000-V Charged-device model (C101)
- Suitable for both 10 Base-T and 100 Base-T signaling

Applications

10 and 100 Base-T signal switching

Description

The TS3L110 local area network (LAN) switch is a 4bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (E) input. When E is low, the switch is enabled, and the I port is connected to the Y port. When \overline{E} is high, the switch is disabled, and the highimpedance state exists between the I and Y ports. The select (S) input controls the data path of the multiplexer/demultiplexer.

The TS3L110 device can be used to replace mechanical relays in LAN applications. This device has low and flat ON-state resistance (ron), wide bandwidth, and low crosstalk, making it suitable for 10/100 Base-T and various other LAN applications. The TS3L110 device can be used to route signals from a 10/100 Base-T Ethernet transceiver to the RJ-45 LAN connectors in laptops or in docking stations. This device is designed for low channel-to-channel skew and low crosstalk.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} feature ensures that damaging current does not backflow through the device when it is powered down. The device has isolation during power off.

To ensure the high-impedance state during power up or power down, E should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)	
	SOIC (D) 16	9.90 mm x 3.91 mm	
	SSOP (DBQ) 16	4.90 mm x 3.90 mm	
TS3L110	TVSOP (DGV) 16	3.60 mm x 4.40 mm	
	TSSOP (PW) 16	5.00 mm x 4.40 mm	
	VQFN (RGV) 16	4.00 mm x 4.00 mm	

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Logic Diagram (Positive Logic)






Table of Contents

1	Features 1		8.2 Functional Block Diagram	13
2	Applications 1		8.3 Feature Description	13
3	Description 1		8.4 Device Functional Modes	13
4	Revision History2	9	Application and Implementation	14
5	Pin Configuration and Functions3		9.1 Application Information	14
6	Specifications4		9.2 Typical Application	14
•	6.1 Absolute Maximum Ratings4	10	Power Supply Recommendations	15
	6.2 ESD Ratings	11	Layout	16
	6.3 Recommended Operating Conditions4		11.1 Layout Guidelines	16
	6.4 Thermal Information		11.2 Layout Example	17
	6.5 Electrical Characteristics	12	Device and Documentation Support	18
	6.6 Switching Characteristics		12.1 Receiving Notification of Documentation Update	s 18
	6.7 Dynamic Characteristics 6		12.2 Community Resources	18
	6.8 Typical Characteristics		12.3 Trademarks	18
7	Parameter Measurement Information 8		12.4 Electrostatic Discharge Caution	18
8	Detailed Description 13		12.5 Glossary	18
-	8.1 Overview	13	Mechanical, Packaging, and Orderable Information	. 18

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Original (September 2004) to Revision A


Page


Added Device Information table, ESD Ratings table, Thermal Information table, Feature Description section, Device
Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout
section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section...... 1



5 Pin Configuration and Functions

D, DBQ, DGV, or PW Package SOIC, SSOP, TVSOP, TSSOP 16 Pins Top View





Pin Functions

PIN		DESCRIPTION
NAME	NO.	DESCRIPTION
S	1	Select input
IA ₀	2	Data I/Os
IA ₁	3	Data I/Os
YA	4	Data I/Os
IB ₀	5	Data I/Os
IB ₁	6	Data I/Os
YB	7	Data I/Os
GND	8	Ground (0 V) reference
YC	9	Data I/Os
IC ₁	10	Data I/Os
IC ₀	11	Data I/Os
YD	12	Data I/Os
ID ₁	13	Data I/Os
ID ₀	14	Data I/Os
Ē	15	Enable input
V _{CC}	16	Positive power supply. This pin is the most positive power-supply potential. For reliable operation, connect a decoupling capacitor ranging from 0.1 µF to 10 µF between VDD and GND.



6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range	Supply voltage range			
V_{IN}	Control input voltage range (2)(3)		-0.5	7	V
V _{I/O}	Switch I/O voltage range (2)(3)(4)		-0.5	7	V
I _{IK}	Control input clamp current	V _{IN} < 0		-50	mA
I _{I/OK}	I/O port clamp current	V _{I/O} < 0		-50	mA
I _{I/O}	ON-state switch current ⁽⁵⁾				mA
	Continuous current through V _{CC} or GND			±100	mA
		D package ⁽⁶⁾		73	
		DBQ package (6)		90	
θ_{JA}	Package thermal impedance	DGV package ⁽⁶⁾		120	°C/W
		PW package ⁽⁶⁾		108	
		RGY package ⁽⁷⁾		39	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) All voltages are with respect to ground, unless otherwise specified.

- 4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.
- (5) I_{l} and I_{O} are used to denote specific conditions for $I_{l/O}$.
- 6) The package thermal impedance is calculated in accordance with JESD 51-7.
- (7) The package thermal impedance is calculated in accordance with JESD 51-5.

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 or ANSI/ESDA/JEDEC JS-002 ⁽²⁾	±1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process. e.

6.3 Recommended Operating Conditions (1)

	· · ·	MIN	MAX	UNIT
V _{CC}	Supply voltage	3	3.6	V
V_{IH}	High-level control input voltage (E, S)	2	5.5	V
V_{IL}	Low-level control input voltage (E, S)	0	0.8	V
V _{I/O}	Input/output voltage	0	5.5	V
T_A	Operating free-air temperature	-40	85	ů

(1) All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽³⁾ The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.



6.4 Thermal Information

		TS3L110					
	THERMAL METRIC(1)		DBQ (SSOP)	DGV (TVSOP)	PW (TSSOP)	RGV (VQFN)	UNIT
		16 PINS	16 PINS	16 PINS	16 PINS	16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	92.0	114.5	139.3	111.5	50.8	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	52.3	60.5	57.4	42.0	48.1	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	50.3	58.2	73.7	57.8	26.7	°C/W
ψ_{JT}	Junction-to-top characterization parameter	17.3	15.3	7.2	4.2	2.1	°C/W
ΨЈВ	Junction-to-board characterization parameter	50.0	57.6	73.0	57.2	26.5	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	-	-	-	-	10.7	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

Electrical Characteristics(1) 6.5

over recommended operating free-air temperature range, $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ (unless otherwise noted)

PARA	PARAMETER TEST CONDITIONS		MIN	TYP ⁽²⁾	MAX	UNIT		
V_{IK}	E, S	$V_{CC} = 3.6 \text{ V},$	$I_{IN} = -18 \text{ mA}$				-1.8	V
I _{IH}	E, S	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = 5.5 V$				±1	μA
I _{IL}	E, S	$V_{CC} = 3.6 \text{ V},$	$V_{IN} = GND$				±1	μA
I _{off}		$V_{CC} = 0$,	$V_0 = 0 \text{ to } 5.5 \text{ V},$	$V_I = 0$			1	μA
I _{CC}		$V_{CC} = 3.6 \text{ V},$	$I_{I/O} = 0$,	Switch ON or OFF		0.7	1.5	mA
C _{in}	E, S	f = 1 MHz,	$V_{IN} = 0$			2.5	3.5	pF
	I port	$V_I = 0$,	f = 1 MHz, Outputs open,	Switch OFF		3.5	5	F
C _{io(OFF)}	Y port	$V_I = 0$,	f = 1 MHz, Outputs open,	Switch OFF		5.5	7	pF
C _{io(ON)}	I or Y port	V _I = 0,	f = 1 MHz, Outputs open,	Switch ON		10.5	13	pF
r _{on}		$V_{CC} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10$ mA to -30 mA		4	8	Ω
r _{on(flat)} (3)		$V_{CC} = 3 V$,	$V_I = 1.25 \text{ V} \text{ and } V_{CC},$	$I_{O} = -10 \text{ mA to } -30 \text{ mA}$		1		Ω
$\Delta r_{on}^{(4)}$		$V_{CC} = 3 V$,	$1.25 \text{ V} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}},$	$I_O = -10$ mA to -30 mA		0.9	2	Ω

 $[\]begin{array}{lll} \text{(1)} & V_{\text{I}}, \, V_{\text{O}}, \, I_{\text{I}}, \, \text{and} \, I_{\text{O}} \, \, \text{refer} \, \, \text{to} \, \, I/\text{O} \, \, \text{pins.} \, \, V_{\text{IN}} \, \, \text{refers} \, \, \text{to} \, \, \text{the control inputs.} \\ \text{(2)} & \, A \text{II} \, \, \, \text{typical values are at} \, \, V_{\text{CC}} = 3.3 \, \, \text{V} \, \, \text{(unless otherwise noted)}, \, T_{\text{A}} = 25^{\circ}\text{C}. \\ \text{(3)} & \, r_{\text{on}(\text{flat})} \, \, \text{is} \, \, \text{the} \, \, \text{difference of} \, \, r_{\text{on}} \, \, \text{in} \, \, \text{a} \, \, \text{given channel at specified voltages.} \\ \text{(4)} & \, \Delta r_{\text{on}} \, \, \text{is} \, \, \text{the} \, \, \, \text{difference of} \, \, r_{\text{on}} \, \, \text{in} \, \, \text{a} \, \, \text{given device.} \\ \end{array}$



Switching Characteristics

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V, R_L = 200 Ω , C_L = 10 pF (unless otherwise noted) (see Figure 5 and Figure 6)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	MIN	TYP ⁽¹⁾	MAX	UNIT
$t_{pd}^{(2)}$	I or Y	Y or I		0.25		ns
t _{PZH} , t _{PZL}	E or S	I or Y	0.5		7	ns
t _{PHZ} , t _{PLZ}	E or S	I or Y	0.5		5	ns
$t_{sk(p)}^{(3)}$	I or Y	Y or I		0.1	0.2	ns

Dynamic Characteristics 6.7

over recommended operating free-air temperature range, V_{CC} = 3.3 V ± 0.3 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS				UNIT
X _{TALK}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 7		-26	dB
O _{IRR}	$R_L = 100 \Omega$,	f = 250 MHz,	See Figure 8		-28	dB
BW	$R_L = 100 \Omega$,		See Figure 6		500	MHz


(1) All typical values are at V_{CC} = 3.3 V (unless otherwise noted), T_A = 25°C.

All typical values are at $V_{CC} = 3.3 \text{ V}$ (unless otherwise noted), $T_A = 25^{\circ}\text{C}$. The propagation delay is the calculated RC time constant of the typical ON-state resistance of the switch and the specified load capacitance when driven by an ideal voltage source (zero output impedance).

⁽³⁾ Skew between opposite transitions of the same output |tpHL - tpLH|. This parameter is not production tested.




6.8 Typical Characteristics






7 Parameter Measurement Information



TEST	V _{CC}	S1	R _L	V _I	CL	$oldsymbol{V}_{\!\Delta}$
t _{PLZ} /t _{PZL}	3.3 V \pm 0.3 V	2 x V _{CC}	200 (Ω)	GND	10 pF	0.3 V
t _{PHZ} /t _{PZH}	3.3 V ± 0.3 V	GND	200 (Ω)	V _{CC}	10 pF	0.3 V





VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

- C_L includes probe and jig capacitance.
- B. Waveform 1 is for an output with internal conditions such that the output is low. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, $Z_O = 50 \Omega$, $t_r \leq$ 2.5 ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PLZ} and t_{PHH} are the same as t_{en} .

Figure 5. Test Circuit and Voltage Waveforms








VOLTAGE WAVEFORMS PULSE SKEW $[t_{sk(p)}]$

- A. C_L includes probe and jig capacitance.
- B. Switch is ON during the measurement of $t_{sk(p)}$, that is, voltage at E = 0 and S = V_{CC} or GND.

Figure 6. Test Circuit and Voltage Waveforms

Copyright © 2004–2019, Texas Instruments Incorporated





A. C_L includes probe and jig capacitance.


Figure 7. Test Circuit for Frequency Response (BW)

Frequency response is measured at the output of the ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IA $_0$. All unused analog I/O ports are left open.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- $V_{BIAS} = 0.35 \text{ V}$
- ST = 2 s
- P1 = 0 dBM





- C_L includes probe and jig capacitance.
- B. A 50- Ω termination resistor is needed to match the loading of the network analyzer

Figure 8. Test Circuit for Crosstalk (X_{TALK})


Crosstalk is measured at the output of the nonadjacent ON channel. For example, when $V_S = 0$, $V_E = 0$, and YA is the input, the output is measured at IB_0 . All unused analog input (Y) ports are connected to GND, and output (I) ports are connected to GND through 50- Ω pulldown resistors.

HP8753ES Setup

- Average = 4
- RBW = 3 kHz
- V_{BIAS} = 0.35 V
- ST = 2 s
- P1 = 0 dBM

Copyright © 2004–2019, Texas Instruments Incorporated





- A. C_L includes probe and jig capacitance.
- B. A $50-\Omega$ termination resistor is needed to match the loading of the network analyzer

Figure 9. Test Circuit for OFF Isolation (OIRR)

OFF isolation is measured at the output of the OFF channel. For example, when $V_S = V_{CC}$, $V_E = 0$, and YA is the input, the output is measured at IA₀. All unused analog input (Y) ports are left open, and output (I) ports are connected to GND through $50-\Omega$ pulldown resistors.

HP8753FS Setup

- Average = 4
- RBW = 3 kHz
- V_{BIAS} = 0.35 V
- ST = 2 s
- P1 = 0 dBM




8 Detailed Description

8.1 Overview

The TI TS3L110 LAN switch is a 4-bit 1-of-2 multiplexer/demultiplexer with a single switch-enable (E) input. When E is low, the switch is enabled, and the I port is connected to the Y port. When E is high, the switch is disabled, and the high-impedance state exists between the I and Y ports. The select (S) input controls the data path of the multiplexer/demultiplexer.

8.2 Functional Block Diagram



8.3 Feature Description

I_{off} supports Partial-Power-Down Mode Operation.

The TS3L110 device ensures the signal path is high impedance state when $V_{CC} = 0 \text{ V}$.

8.4 Device Functional Modes

The TS3L110 supports a power down mode which reduces the current consumption of the device and places all the signal paths in a high impedance state. To place the TS3L100 in power down mode, set the \overline{E} pin with a logic high voltage as seen in Table 1.

Table 1. Function Table

INP	UTS	INPUT/OUTPUT	FUNCTION		
Ē	S	YX	FUNCTION		
L	L	IX ₀	$YX = IX_0$		
L	Н	IX ₁	$YX = IX_1$		
Н	X	Z	Disconnect		



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

There are many Local Area Network (LAN) applications in which the ethernet hubs or controllers have a limited number of I/Os or need to route signals from a single ethernet PHY to multiple ethernet jacks. The TS3L110 solution can effectively expand the limited I/Os by switching between multiple Ethernet jacks to interface them to a single Ethernet PHY.

9.2 Typical Application




Figure 10. Typical Application Schematic

9.2.1 Design Requirements

Ensure that all of the signals passing through the switch are within the recommended operating ranges. To ensure proper performance, see Recommended Operating Conditions.


9.2.2 Detailed Design Procedure

The TS3L110 can be properly operated without any external components. TI recommends that the digital control pins S and \overline{E} be pulled up to VCC or down to GND to avoid undesired switch positions that could result from the floating pin. Connect the exposed thermal pad to ground.



Typical Application (continued)

9.2.3 Application Curves



Phase at 627 MHz, -36 Deg Gain -3 dB at 627 MHz

Figure 11. Gain and Phase vs Frequency

10 Power Supply Recommendations

Power to the device is supplied through the VCC pins. TI recommends placing a bypass capacitor as close to the supply pin (VCC) as possible to help smooth out lower frequency noise to provide better load regulation across the frequency spectrum.



11 Layout

11.1 Layout Guidelines

- TI recommends keeping the high-speed signals as short as possible.
- Each via introduces discontinuities in the transmission line of the signal and increases the chance of picking
 up interference from the other layers of the board. Be careful when designing test points on twisted pair lines;
 through-hole pins are not recommended.
- When it becomes necessary to turn 90°, use two 45° turns or an arc instead of making a single 90° turn. This reduces reflections on the signal traces by minimizing impedance discontinuities.
- Do not route traces under or near crystals, oscillators, clock signal generators, switching regulators, mounting holes, magnetic devices or ICs that use or duplicate clock signals.
- Avoid stubs on the high-speed signals because they cause signal reflections. If a stub is unavoidable, then
 the stub must be less than 200 mm.
- Route all high-speed signal traces over continuous GND planes, with no interruptions. Avoid crossing over anti-etch, commonly found with plane splits.
- Due to high-frequency signals, a printed-circuit board with at least four layers is recommended; two signal layers separated by a ground and power layer as shown in Figure 12.
- The majority of signal traces must run on a single layer, preferably Signal 1. Immediately next to this layer should be the GND plane, which is solid with no cuts. Avoid running signal traces across a split in the ground or power plane. When running across split planes is unavoidable, sufficient decoupling must be used. Minimizing the number of signal vias reduces EMI by reducing inductance at high frequencies.




Figure 12. Four-Layer Board Stackup



11.2 Layout Example




Figure 13. Layout Example



12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Community Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

E2E is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com

17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TS3L110D	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110D.B	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DBQR	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQR.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQRG4	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DBQRG4.B	Active	Production	SSOP (DBQ) 16	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110DE4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DG4	Active	Production	SOIC (D) 16	40 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DGVR	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110DGVR.B	Active	Production	TVSOP (DGV) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110DR	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110DR.B	Active	Production	SOIC (D) 16	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS3L110
TS3L110PW	Obsolete	Production	TSSOP (PW) 16	-	-	Call TI	Call TI	-40 to 85	TK110
TS3L110PWR	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110PWR.B	Active	Production	TSSOP (PW) 16	2000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TK110
TS3L110RGYR	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYR.B	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYRG4	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110
TS3L110RGYRG4.B	Active	Production	VQFN (RGY) 16	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TK110

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3L110DBQR	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3L110DBQRG4	SSOP	DBQ	16	2500	330.0	12.5	6.4	5.2	2.1	8.0	12.0	Q1
TS3L110DGVR	TVSOP	DGV	16	2000	330.0	12.4	6.8	4.0	1.6	8.0	12.0	Q1
TS3L110DR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
TS3L110PWR	TSSOP	PW	16	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS3L110RGYR	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1
TS3L110RGYRG4	VQFN	RGY	16	3000	330.0	12.4	3.8	4.3	1.5	8.0	12.0	Q1



www.ti.com 25-Jul-2025




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3L110DBQR	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3L110DBQRG4	SSOP	DBQ	16	2500	353.0	353.0	32.0
TS3L110DGVR	TVSOP	DGV	16	2000	353.0	353.0	32.0
TS3L110DR	SOIC	D	16	2500	340.5	336.1	32.0
TS3L110PWR	TSSOP	PW	16	2000	353.0	353.0	32.0
TS3L110RGYR	VQFN	RGY	16	3000	353.0	353.0	32.0
TS3L110RGYRG4	VQFN	RGY	16	3000	353.0	353.0	32.0

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Jul-2025

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TS3L110D	D	SOIC	16	40	507	8	3940	4.32
TS3L110D.B	D	SOIC	16	40	507	8	3940	4.32
TS3L110DE4	D	SOIC	16	40	507	8	3940	4.32
TS3L110DG4	D	SOIC	16	40	507	8	3940	4.32

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194



SMALL OUTLINE PACKAGE



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

 2. This drawing is subject to change without notice.

 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SHRINK SMALL-OUTLINE PACKAGE



NOTES:

- 1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 inch, per side.
- 4. This dimension does not include interlead flash.5. Reference JEDEC registration MO-137, variation AB.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SHRINK SMALL-OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. QFN (Quad Flatpack No-Lead) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
- Pin 1 identifiers are located on both top and bottom of the package and within the zone indicated. The Pin 1 identifiers are either a molded, marked, or metal feature.
- G. Package complies to JEDEC MO-241 variation BA.



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No—Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Bottom View

Exposed Thermal Pad Dimensions

4206353-3/P 03/14

NOTE: All linear dimensions are in millimeters



RGY (R-PVQFN-N16)

PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat—Pack QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com http://www.ti.com.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
- F. Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.



D (R-PDS0-G16)

PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated