







TS3DV642-Q1

TS3DV642-Q1 6-Gbps 12-Channel differential 1-to-2 and 2-to-1 mux

1 Features

- Automotive Q100 qualified
- Temperature range of -40 to 105 °C (grade 2)
- Support 6 differential or 12 single-ended signals or other differential/single ended combinations
- Supports HDMI 1.4b / 2.0, DisplayPort 1.4 HBR2, DP++, Mipi DPHY / CPHY DSI / CSI-2, LVDS
- Bidirectional analog mux handles most electrical signals within 0 to 5.5 V and DC to 6 Gbps range
- -3-dB differential BW of 5.8 GHz
- **Excellent dynamic characteristics**
 - Insertion loss: –1.6 dB at 3.0 GHz
 - Return loss: -17 dB at 3.0 GHz
- Support 1.8 V, 3.3 V or 5.0 V control logic
- Single supply voltage of 3.3 V
- Low active (45 μ A) and standby power (6 μ A)
- I_{OFF} protection that prevents current leakage when supply rail collapsed ($V_{CC} = 0 \text{ V}$)
- ESD Performance of 3 kV HBM and 1 kV CDM
- 42-pin, 3.5 x 9 mm, 0.5 mm pitch WQFN package with wettable flank

2 Applications

- Advanced driver assistance systems (ADAS)
- Automotive infotainment & cluster
- Rear seat entertainment
- Automotive head unit
- Aerospace & defense

3 Description

TS3DV642-Q1 high-speed is an analog bidirectional passive switch in mux or demux configurations that works for many high-speed differential interfaces with data rates up to 6 Gbps. It is suited for many applications including HDMI 1.4 / 2.0, DisplayPort 1.4 and Mipi DPHY / CPHY DSI / CSI-2. The TS3DV642-Q1 supports both differential and single-ended signaling - virtually compatible to most standard and non standard interfaces. The dynamic characteristics of the TS3DV642-Q1 allows high-speed switching with minimal attenuation to the signal eye diagram, and with very little added jitter. The device's silicon design is optimized for excellent frequency response at higher frequency spectrum of the signals. The device supports differential signaling with common mode voltage range (CMV) of 0 to 3.6 V. The device also supports 0 - 5.5 V single-ended CMOS signals.

The TS3DV642-Q1 consumes very low active power of 45 µA. The device also offers a power-down mode, in which all channels become Hi-Z and the device operates with minimal power.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS3DV642-Q1	WQFN (42)	3.50 mm x 9.00 mm

For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Use Cases






Table of Contents

1 Features	1	8.4 Device Functional Modes	14
2 Applications	1	9 Application and Implementation	15
3 Description		9.1 Application Information	
4 Revision History		9.2 Typical Application - Demultiplexing HDMI Signals.	15
5 Pin Configuration and Functions	3	9.3 Typical Application - Multiplexing HDMI Signals	17
6 Specifications	5	9.4 Systems Examples	18
6.1 Absolute Maximum Ratings		10 Power Supply Recommendations	20
6.2 ESD Ratings	. 5	11 Layout	21
6.3 Recommended Operating Conditions		11.1 Layout Guidelines	
6.4 Thermal Information	5	11.2 Layout Example	
6.5 Electrical Characteristics	6	12 Device and Documentation Support	23
6.6 High-Speed Performances		12.1 Receiving Notification of Documentation Updates	
6.7 Switching Characteristics		12.2 Support Resources	
6.8 Typical Characteristics		12.3 Trademarks	
7 Parameter Measurement Information		12.4 Electrostatic Discharge Caution	
8 Detailed Description	13	12.5 Glossary	
8.1 Overview		13 Mechanical, Packaging, and Orderable	
8.2 Functional Block Diagram		Information	23
8.3 Feature Description			

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

С	changes from Revision * (December 2020) to Revision A (May 2021)	Page
•	Updated device status to Production Data	1



5 Pin Configuration and Functions




Figure 5-1. 42 Pin WQFN RUA Package with exposed thermal pad - top view - not to scale

Table 5-1. Pin Functions

	PIN	TYPE	DESCRIPTION	
NAME	NO.	ITPE		
VCC	1	Power	Supply Voltage	
SEL1	16	I	Select Input 1	
SEL2	17	I	Select Input 2	
EN	2	I	Device Enable	
D0+A	38	I/O	Port A, Channel 0, +ve signal	
D0-A	37	I/O	Port A, Channel 0, –ve signal	
D1+A	36	I/O	Port A, Channel 1, +ve signal	
D1-A	35	I/O	Port A, Channel 1, -ve signal	
D2+A	34	I/O	Port A, Channel 2, +ve signal	
D2-A	33	I/O	Port A, Channel 2,-ve signal	
D3+A	32	I/O	Port A, Channel 3, +ve signal	
D3–A	31	I/O	Port A, Channel 3, -ve signal	
SCL_A	42	I/O	Port A, DDC Clock	
SDA_A	41	I/O	Port A, DDC Data	
HPD_A	19	I/O	Port A, Hot Plug Detects	



Table 5-1. Pin Functions (continued)

PIN	N	Table	DECODIDATION		
NAME	NO.	TYPE	DESCRIPTION		
CEC_A	18	I/O	Port A, Consumer Electronics Control		
D0+B	29	I/O	Port B, Channel 0, +ve signal		
D0-B	28	I/O	Port B, Channel 0, –ve signal		
D1+B	27	I/O	Port B, Channel 1, +ve signal		
D1–B	26	I/O	Port B, Channel 1, -ve signal		
D2+B	25	I/O	Port B, Channel 2, +ve signal		
D2-B	24	I/O	Port B, Channel 2,-ve signal		
D3+B	23	I/O	Port B, Channel 3, +ve signal		
D3-B	22	I/O	Port B, Channel 3, –ve signal		
SCL_B	40	I/O	Port B, DDC Clock		
SDA_B	39	I/O	Port B, DDC Data		
HPD_B	21	I/O	Port B, Hot Plug Detects		
CEC_B	20	I/O	Port B, Consumer Electronics Control		
D0+	5	I/O	Common Port, Channel 0, +ve signal		
D0-	6	I/O	Common Port, Channel 0, –ve signal		
D1+	7	I/O	Common Port, Channel 1, +ve signal		
D1-	8	I/O	Common Port, Channel 1, -ve signal		
D2+	10	I/O	Common Port, Channel 2, +ve signal		
D2-	11	I/O	Common Port, Channel 2, -ve signal		
D3+	12	I/O	Common Port, Channel 3, +ve signal		
D3-	13	I/O	Common Port, Channel 3,-ve signal		
SCL	3	I/O	Common Port, DDC Clock		
SDA	4	I/O	Common Port, DDC Data		
HPD	14	I/O	Common Port, Hot Plug Detects		
CEC	15	I/O	Common Port, Consumer Electronics Control		
NC	9, 30	NC	No Connect		
GND	PowerPad	GND	Ground		

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

			MIN	MAX	UNIT
VCC _{ABSMAX}	Supply voltage range		-0.5	5.5	V
V _{I/O-ABSMAX}	Analog voltage range ^{(2) (3) (4)}	All I/O (data pins)	-0.5	5.5	V
V _{IN-ABSMAX}	Digital input voltage range ^{(2) (3)}	SEL1, SEL2, EN	-0.5	5.5	V
T _{jmax}	Maximum junction temperature		-40	125	°C
T _{stg}	Storage temperature range		-65	150	°C

- (1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Theseare stress ratings only, which do not imply functional operation of the device at these or anyother conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods mayaffect device reliability
- (2) All voltages are with respect to ground, unless otherwise specified.
- (3) The input and output voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (4) V_I and V_O are used to denote specific conditions for $V_{I/O}$.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, (1)	±3000	V
V _(ESD)		Charged device model (CDM), per JEDEC specification JESD22-C101, (2)	±1000	V

- JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
VCC	Supply voltage	3.0	3.6	V
V _{I/O,CM}	Input/Output common mode voltage (data pins)	0	3.6	V
V _{I/O}	Input/Output voltage (data pins)	0	5.5	V
V _{IN}	Digital input voltage (control pins)	0	5.5	V
DR	Data rate for differential signals		6.0	Gbps
T _A	Operating ambient temperature	-40	105	°C
T _J	Operating junction temperature	-40	110	°C

⁽¹⁾ All unused control inputs of the device must be held at VCC or GND to ensure proper device operation. Refer to the *TI application report,Implications of Slow or Floating CMOS Inputs,* literature numberSCBA004.

6.4 Thermal Information

		TS3DV642-Q1	
	THERMAL METRIC ⁽¹⁾	RUA	UNIT
		42 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	28.7	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	16.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	9.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.3	°C/W
ΨЈВ	Junction-to-board characterization parameter	9.7	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	2.9	°C/W

For more information about traditional and new thermalmetrics, see the Semiconductor and ICPackage Thermal Metrics application report.

Copyright © 2021 Texas Instruments Incorporated



6.5 Electrical Characteristics

over operating free-air temperature range (unless otherwise noted)

	PARAMETER		TEST CONDITIONS ⁽¹⁾	MIN	TYP ⁽²⁾	MAX	UNIT
DC Characte	eristics						
R _{ON}	ON-state resistance	All data pins	V _{I/O} = 0 V, I _{I/O} = -10 mA		6.5	12	Ω
D (3)	ON-state resistance flatness	All data pina	R_{ON} at $V_{I/O}$ = 1.5 V minus R_{ON} at $V_{I/O}$ = 0 V, $I_{I/O}$ = -10 mA			0.6	Ω
R _{ON,FLAT} (3)	ON-state resistance natness	All data pins	R_{ON} at $V_{I/O}$ = 3.6 V minus R_{ON} at $V_{I/O}$ = 0 V, $I_{I/O}$ = -10 mA			2.0	Ω
I _{OFF}	Leakage under power off (failsafe current)	All data and control pins	VCC = 0 V, V _{I/O} or V _{IN} = 0 V to 5.5 V			±20	μА
Control Inpu	uts (SEL1, SEL2, EN)						
V _{IH}	High-level input voltage for control pins	SEL1, SEL2, EN		1.4			V
V _{IL}	Low-level input voltage for control pins	SEL1, SEL2, EN				0.5	V
I _{IH}	Input high leakage current for control pins	SEL1, SEL2, EN	VCC = 3.6 V, V _{IN} = 5.5 V			±10	μА
I _{IL}	Input low leakage current for control pins	SEL1, SEL2, EN	VCC = 3.6 V, V _{IN} = GND			±10	μА
Power Supp	oly						
I _{CC}	VCC supply current in active mode		EN = H		45		μA
I _{CC_PD}	VCC supply current in power-do	own mode	EN = L		6		μA

- (1) V_I, V_O,I_I, and I_O refer to data I/O pins,V_{IN} refers to the control inputs.
 (2) All typical values are at V_{DD} = 3.3 V (unless otherwise noted), T_A = 25°C.
 (3) R_{ON,FLAT} is the difference of R_{ON} in a given channel at specified voltages.

6.6 High-Speed Performances

Over recommended operation free-air temperature range, V_{DD} =3.3V \pm 0.3V (unless otherwise noted). For all data pins. R_L = 50Ω where applicable.

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
BW	Differential Bandwidth	-3 dB from DC	5.	8	GHz
		DC	-0.	5	dB
	Differential insertion loss	1.7 GHz	-1.	0	dB
BW IL RL Xtalk	Differential insertion loss	2.7 GHz	-1.	4	dB
		3.0 GHz	-1.	6	dB
		DC	-2	4	dB
DI	Differential return loss	1.7 Ghz	-2	1	dB
IKL		2.7Ghz	-1	9	dB
		3.0 Ghz	-1	7	dB
		DC	-7	2	dB
Ytalk	Differential crosstalk	1.7 GHz	-3	5	dB
Aldik	Differential Crosstalk	2.7 GHz	-3	0	dB
		3.0 GHz	-2	7 -	dB
		DC	-8	2	dB
OISO	Differential off isolation	1.7 GHz	-2	0	dB
0130	Differential off Isolation	2.7 GHz	-1	6	dB
Xtalk		3.0 GHz	-1	6	dB

(1) All Typical Values are at V_{DD} = 3.3 V(unless otherwise noted), T_A = 25°C.

Product Folder Links: TS3DV642-Q1



6.7 Switching Characteristics

over recommended operation free-air temperature range, V_{DD} =3.3 V± 0.3 V (unless otherwise noted). For all data pins.

	PARAMETER		TEST CONDITIONS	MIN	TYP ⁽¹⁾	MAX	UNIT
t _{pd}	Propagation Delay	All I/O			66		ps
t _{SK,INTER}	Inter-pair Skew	D0-3	The maximum difference in differential prop delay between data channels; 1.7 GHz; at nominal corner		10		ps
t _{SK,INTRA}	Intra-pair Skew	D0-3	The maximum difference in prop delay between +ve and –ve signals of each channel (for all channels); at 1.7 GHz; at nominal corner		8		ps
t _{ON} (2)	Switch turn-on time	All I/O	When EN goes from L to H			5	μs
t _{SWITCH} (3)	Switching time between channels	All I/O	When SEL pins toggles			5	μs

- (1) All typical values are at V_{DD} = 3.3 V(unless otherwise noted), T_A = 25°C.
- (2) t_{ON} is the time it takes the output to recover within 95% of final value after enabling switches
 (3) t_{SWITCH} is the time it takes for theoutput to recover within 95% of final value after the state is changed

Copyright © 2021 Texas Instruments Incorporated



6.8 Typical Characteristics

Figure 6-1, Figure 6-2, Figure 6-3 and Figure 6-4 show typical high speed performance plots for TS3DV642-Q1 in TI evaluation board with measurement parasitics calibrated out.




Figure 6-5 illustrates eye diagrams at 3.4 Gbps with jitter decomposion shown. As illustrated added total jitter contribution by the TS3DV642-Q1 is minimal - 17 ps and 16 ps through the TS3DV642-Q1 Port A and Port B respectively versus 13 ps through baseline calibration setup without a DUT.



Figure 6-5. Typical eye diagrams at 3.4 Gbps. Top: baseline calibration setup. Middle: through TS3DV642-Q1 Port A. Bottom: through TS3DV642-Q1 Port B.

Figure 6-6 illustrates eye diagrams at 6.0 Gbps with jitter decomposition shown. As illustrated added total jitter contribution by the TS3DV642-Q1 is minimal - 20 ps and 17 ps through the TS3DV642-Q1 Port A and Port B respectively versus 12 ps through baseline calibration setup without a DUT.






Figure 6-6. Typical eye diagrams at 6.0 Gbps. Top: baseline calibration setup. Middle: through TS3DV642-Q1 Port A. Bottom: through TS3DV642-Q1 Port B.



7 Parameter Measurement Information



RL	CL	Vсом
50 Ω	4 pF	Vcc

*CL includes probe, cable, and board capacitance





Figure 7-1. Switch Turn-On Time (t_{ON})



RL	CL	VCOM
50 Ω	4 pF	Vcc

*CL includes probe, cable, and board capacitance






Figure 7-2. Switching Time Between Channels (t_{SWITCH})



$$tpd = (tPLH + tPLH)/2$$

Figure 7-3. Propagation Delay (tpd)









Figure 7-4. Differential Off-Isolation and Xtalk



```
Channel ON SEL = H \text{ or } L R_S = R_T = 50\Omega V_S = -10 \text{dBm (200mV at } 50\Omega \text{ Load)} V_{DC\_BIAS} = 1 \text{ V}
```

Figure 7-5. Differential Bandwidth (BW)


8 Detailed Description

8.1 Overview

The TS3DV642-Q1 is a 6 differential channel or 12 single ended channel bidirectional multiplexer/demultiplexer. It offers low on-state resistance as well as low datapath parasitics which allows it to achieve a high bandwidth. The TS3DV642-Q1 is a passive mux that is recommended for data rates up to 6 Gbps, however the device can be used for interfaces with higher data rates depending on how much loss is permissible for the mux from the overall electrical link budget. The device provides the high bandwidth necessary for many interfaces to handle differential and as well as single ended signals. The device supports differential signaling with common mode voltage range (CMV) of 0 to 3.6 V and 0 - 5.5 V CMOS signals.

The TS3DV642-Q1 has total 6 differential channels. All these channels are functionally equivalent and provides almost identical electrical performance. The channels can be used in an arbitrary fashion for differential and single ended signals in any order.

8.2 Functional Block Diagram



8.3 Feature Description

The TS3DV642-Q1 is based on proprietary TI technology which uses FET switches driven by a high-voltage generated from an integrated charge-pump to achieve a low on-state resistance. TS3DV642-Q1 has 6 differential channel or 12 single ended channel bidirectional switches with a high bandwidth. TS3DV642-Q1 uses an extremely low power technology and uses only 45 μ A I_{CC} in active mode. The device has integrated ESD that can support up to 3-kV Human-Body Model (HBM) and 1-kV Charge Device Model (CDM). TS3DV642-Q1 is offered in a 42-pin QFN package (9 mm x 3.5 mm) with 0.5 mm pitch. The device can support analog I/O signal in 0 to 5.5 V range. TS3DV642-Q1 also has a special feature that prevents the device from back-powering when the V_{CC} supply is not available and an analog signal is applied on the I/O pin. In this situation this special feature



prevents leakage current in the device. The TS3DV642-Q1 is not designed for passing signals with negative swings.

8.4 Device Functional Modes




Figure 8-1. Logic Diagram

Table 8-1 lists the device functions for the TS3DV642-Q1 device.

Table 8-1. Functional Table

EN	SEL1	SEL2	FUNCTION
L	Х	Х	Switch disabled. All channels are Hi-Z.
Н	L	L	Channel D0+/D0- to D0+A/D0-A is ON. All the other channels (D1+/D1-, D2+/D2-, D3+/D3-, SCL, SDA, HPD, CEC) are Hi-Z.
Н	L	Н	Channel D0+/D0- to D0+B/D0-B is ON. All the other channels (D1+/D1-, D2+/D2-, D3+/D3-, SCL, SDA, HPD, CEC) are Hi-Z.
Н	Н	L	All A channels are enabled. All B channels are Hi-Z.
Н	Н	Н	All B channels are enabled. All A channels are Hi-Z.

Product Folder Links: TS3DV642-Q1



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TS3DV642-Q1 is an analog differential passive mux or demux that works for many high-speed differential interfaces with data rates up to 6 Gbps. The device also works for single ended signals. The TS3DV642-Q1 supports differential signaling with common mode voltage range (CMV) of 0 to 3.6 V and with differential amplitude up to 1800 mVpp, and single ended CMOS signaling with swing limited to 0 to 5.5 V. TS3DV642-Q1 can be used as mux or demux switch for:

- HDMI 1.4 and HDMI 2.0 up to 6 Gbps per channel
- DisplayPort (DP) for RBR, HBR, and HBR-2 data rates up to 5.4 Gbps per lane
- DP++
- · Mipi DPHY interfaces such as DSI and CSI-2 up to 4.5 Gbps per lane
- Mipi CPHY based CSI-2
- LVDS

6 Channels of the TS3DV642-Q1 are functionally equivalent and can be used in an arbitrary fashion for differential and single ended signals in any order. For example in Mipi DPHY applications any of the 6 differential channels can be used for clock signals. For Mipi CPHY applications the data pins can be grouped any order to form trio signals. For HDMI application, while TS3DV642-Q1 data signal pins are marked for specific HDMI use, the main-link data, main-link clock, DDC, HPD, CEC can be assigned in any order if required.

9.2 Typical Application - Demultiplexing HDMI Signals

The TS3DV642-Q1 can be used to mux HDMI signals. Figure 9-1 shows use case where TS3DV642-Q1 switches HDMI signals from a source to either to an external connector or to an SOC. This section provides detailed design implementation for a HDMI application where TS3DV642-Q1 provides 1:2 multiplexing function.

Copyright © 2021 Texas Instruments Incorporated






Figure 9-1. Demultiplexing HDMI signals - schematic

9.2.1 Design Requirements

Table 9-1. Design Parameters for HDMI Application

Design parameter	Example value
V _{CC}	3.0 V to 3.6 V
VCC decoupling capacitor	0.1 μF
DDC Pull-up resistors on sink side (only for internal display path)	47 kΩ to 5 V
DDC Pull-up resistors on source side	2 kΩ to 5 V
HPD pull-down resistor on source side	100 kΩ to GND
Pull-up / Pull-down resistors for SEL1 / SEL2 pins	10 kΩ

9.2.2 Detailed Design Procedure

The TS3DV642-Q1 is designed to operate with 3.0 V to 3.6 V power supply. Decoupling capacitors may be used to reduce noise and improve power supply integrity. Pull-up resistors to 5 V must be placed on the sinke side DDC clock and data lines according to the HDMI standard.

9.2.3 Application Curves

An HDMI connector functioning as a source is subject to HDMI source compliance test. This section provides application curves related to HDMI 1.4 and 2.0 source compliance for jitter and eye mask respectively.

Figure 9-2 shows HDMI 1.4 compliance jitter performance at 3.0 Gbps data rate. For brevity only one of the three data channels and Port A illustrated. Other channels have similar performances. As illustration shows the TS3DV642-Q1 adds minimal jitter to the link - 89 mTbit through mux vs 73 mTbit without mux.




Figure 9-2. HDMI 1.4 compliance at 3.0 Gbps - jitter performance. Left: with no DUT in the path. Right: TS3DV642-Q1 in the path

Figure 9-3 shows HDMI 2.0 eye mask performance at 6.0 Gbps data rate. For brevity only one of the three data channels and Port A is illustrated. Eye masks are for worst case positive skew. Other channels, and cases have similar performances.




Figure 9-3. HDMI 2.0 compliance at 6.0 Gbps - eye mask at TP2_EQ. Left - with no DUT in the path. Right - TS3DV642-Q1 in the path

9.3 Typical Application - Multiplexing HDMI Signals

Figure 9-4 shows a 2:1 multiplexing use case where TS3DV642-Q1 is being used to choose HDMI signals from either an external HDMI connector or an internal HDMI source to connect to a HDMI sink device. Note HDMI connector in this use case represents a Sink port and is subject to HDMI sink compliance requirements. Part of the compliance requirements the mainlink data and clock signals needs to have 50Ω termination from each pin to 3.3 V supply with certain tolerance depending on data rate. Note the TS3DV642-Q1 adds a series resistance (R_{ON}) to the mainlink sink termination. To account for the additional series resistance it is recommended that sink internal termination resistance is reduce by equal amount. Where such provisioning is not possibble, alternate solution is to install external resistors on board from each pin to VCC as shown in Figure 9-4. In applications where a retimer is used behind a HDMI connector in sink application, this series resistance provisioning is not required as retimer termination is tested for HDMI compliance.







Figure 9-4. Multiplexing HDMI signals - schematic

9.4 Systems Examples

TS3DV642-Q1 can be used for many high speed interfaces. Figure 9-5, Figure 9-6, Figure 9-7, and Figure 9-8 show some system level examples for select few interfaces. Note for brevity exact detail design implementation is not shown.

www.ti.com





10 Power Supply Recommendations

 V_{CC} should be in the range of 3.0 V to 3.6 V. Voltage levels above those listed in the Absolute Ratings table should not be used. Decoupling capacitor(s) such as 0.1 μ F may be used to reduce noise and improve power supply integrity. There are no power sequence requirements for the TS3DV642-Q1.



11 Layout

11.1 Layout Guidelines

To ensure reliability of the device, the following commonly used printed-circuit board layout guidelines are recommended:

- Decoupling capacitors should be used between power supply pin and ground pin to ensure low impedance to reduce noise To achieve a low impedance over a wide frequency range use capacitors with a high self-resonance frequency.
- ESD and EMI protection devices (if used) should be placed as close as possible to the connector.
- · Short trace lengths should be used to avoid excessive loading.
- To minimize the effects of crosstalk on adjacent traces, keep the traces at least two times the trace width apart.
- · Separate high-speed signals from low-speed signals and digital from analog signals
- Avoid right-angle bends in a trace and try to route them at least with two 45° corners.
- The high-speed differential signal traces should be routed parallel to each other as much as possible. The traces are recommended to be symmetrical.
- A solid ground plane should be placed next to the high-speed signal layer. This also provides an excellent low-inductance path for the return current flow.

Copyright © 2021 Texas Instruments Incorporated



11.2 Layout Example

TS3DV642-Q1 application with a single controller interfacing with two HDMI connectors.




Figure 11-1. Layout Example

12 Device and Documentation Support

12.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

12.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

12.3 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

12.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

12.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




PACKAGE OUTLINE

RUA0042B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for optimal thermal and mechanical performance.




EXAMPLE BOARD LAYOUT

RUA0042B

WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK- NO LEAD



NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.






EXAMPLE STENCIL DESIGN

RUA0042B

WQFN - 0.8 mm max height



NOTES: (continued)

Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	(1)	(2)			(0)	(4)	(5)		(6)
TS3DV642RUARQ1	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	T3DV642Q
TS3DV642RUARQ1.A	Active	Production	WQFN (RUA) 42	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	T3DV642Q
TS3DV642RUATQ1	Active	Production	WQFN (RUA) 42	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	T3DV642Q
TS3DV642RUATQ1.A	Active	Production	WQFN (RUA) 42	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	T3DV642Q

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TS3DV642-Q1:

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

NOTE: Qualified Version Definitions:


• Catalog - TI's standard catalog product

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS3DV642RUARQ1	WQFN	RUA	42	3000	330.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1
TS3DV642RUATQ1	WQFN	RUA	42	250	180.0	16.4	3.8	9.3	1.0	8.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 3-Jun-2022



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS3DV642RUARQ1	WQFN	RUA	42	3000	367.0	367.0	35.0
TS3DV642RUATQ1	WQFN	RUA	42	250	210.0	185.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated