











#### TS12A44513, TS12A44514, TS12A44515

SCDS247B - OCTOBER 2008-REVISED FEBRUARY 2016

# TS12A4451x Low ON-State Resistance 4-Channel SPST CMOS Analog Switches

### **Features**

- 2-V to 12-V Single-Supply Operation
- Specified ON-State Resistance:
  - 15-Ω Maximum With 12-V Supply
  - 20-Ω Maximum With 5-V Supply
  - 50-Ω Maximum With 3.3-V Supply
- ΔR<sub>ON</sub> Matching
  - 2.5-Ω (Max) at 12 V
  - 3- $\Omega$  (Max) at 5 V
  - 3.5-Ω (Max) at 3.3 V
- Specified Low OFF-Leakage Currents:
  - 1 nA at 25°C
  - 10 nA at 85°C
- Specified Low ON-Leakage Currents:
  - 1 nA at 25°C
  - 10 nA at 85°C
- Low Charge Injection: 11.5 pC (12-V Supply)
- Fast Switching Speed:
  - $t_{ON} = 80 \text{ ns}, t_{OFF} = 50 \text{ ns} (12-V \text{ Supply})$
- Break-Before-Make Operation  $(t_{ON} > t_{OFF})$
- TTL/CMOS-Logic Compatible With 5-V Supply
- Available in 14-Pin TSSOP Package or 14-Pin SOIC Package

## Applications

- **Data Acquisition Systems**
- **Communication Circuits**
- Signal Routing
- Computer Peripherals

## 3 Description

The TS12A44513, TS12A44514, and TS12A44515 devices have four bidirectional single-pole singlethrow (SPST) single-supply CMOS analog switches. The TS12A44513 has two normally closed (NC) switches and two normally open (NO) switches, the TS12A44514 has four NO switches, and the TS12A44515 has four NC switches.

These CMOS switches may operate continuously with a single supply from 2 V to 12 V and can handle rail-to-rail analog signals. The OFF-leakage current maximum is only 1 nA at 25°C or 10 nA at 85°C.


When using a 5-V supply, all digital inputs have 0.8-V to 2.4-V logic thresholds, ensuring TTL/CMOS-logic compatibility.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TS12A44513,	TSSOP (14)	5.00 mm x 4.4 mm
TS12A44514, TS12A44515	SOIC (14)	8.65 mm x 3.91 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

## Simplified Schematic





## **Table of Contents**


1	Features 1		7.2 Functional Block Diagram	10
2	Applications 1		7.3 Feature Description	10
3	Description 1		7.4 Device Functional Modes	10
4	Revision History2	8	Application and Implementation	11
5	Pin Configuration and Functions		8.1 Application Information	11
6	Specifications4		8.2 Typical Application	12
U	6.1 Absolute Maximum Ratings	9	Power Supply Recommendations	13
	6.2 ESD Ratings	10	Layout	14
	6.3 Recommended Operating Conditions		10.1 Layout Guidelines	14
	6.4 Thermal Information		10.2 Layout Example	14
	6.5 Electrical Characteristics for 5-V Supply	11	Device and Documentation Support	15
	6.6 Electrical Characteristics for 12-V Supply		11.1 Related Links	
	6.7 Electrical Characteristics for 3-V Supply		11.2 Trademarks	15
	6.8 Typical Characteristics9		11.3 Electrostatic Discharge Caution	15
7	Detailed Description 10		11.4 Glossary	15
•	7.1 Overview		Mechanical, Packaging, and Orderable Information	15


## 4 Revision History


Changes from Revision A (November 2014) to Revision B	Page
Changed V <sub>CC</sub> min value from 0 to 2 in <i>Recommended Operating Conditions</i> table	4
Added Supply column back into all <i>Electrical Characteristics</i> tables	6
Changes from Original (October 2008) to Revision A	Page
<ul> <li>Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device</li> </ul>	



## 5 Pin Configuration and Functions







#### **Pin Functions**

	1 III 1 dilottotis						
	PIN			1/0	DESCRIPTION		
NAME	TS12A44513	TS12A44514	TS12A44515	1/0	DESCRIPTION		
COM	2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	I/O	Common		
VCC	14	14	14	I	Power supply		
IN	5, 6, 12, 13	5, 6, 12, 13	5, 6, 12, 13	I	Digital control to connect COM to NO or NC		
GND	7	7	7	GND	Ground		
NO	1, 8	1, 3, 8, 11	-	I/O	Normally open		
NC	3, 11	_	1, 3, 8, 11	I/O	Normally closed		



## 6 Specifications

## 6.1 Absolute Maximum Ratings (1)(2)(3)

				MIN	MAX	UNIT
$V_{CC}$	V <sub>CC</sub> Supply voltage				13	V
$V_{NC} \ V_{NO} \ V_{COM}$	Analog voltage <sup>(4)</sup>			-0.3	V <sub>CC</sub> + 0.3	V
I <sub>NC</sub>	Analog current			-20	20	mA
I <sub>NO</sub> I <sub>COM</sub> I <sub>IN</sub>	Peak current (pulsed at 1 ms, 10% duty cycle)				±30	mA
T <sub>A</sub>	Operating temperature			-40	85	°C
P <sub>D</sub>	Power dissipation  Mounted on JEDEC 4-layer board (JESD 51-7), No airflow, T <sub>A</sub> = 25°C, T <sub>J</sub> = 125°C  PW package				0.88	W
T <sub>stg</sub>	Storage temperature			-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum

## 6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
V <sub>CC</sub>	2	12	V
$V_{NC}, V_{NO}, V_{COM}, V_{IN}$	0	V <sub>CC</sub>	V

### 6.4 Thermal Information

		TS12A44513, TS12A44514, TS12A44515		
THERMAL METRIC <sup>(1)</sup>		D	PW	UNIT
		14 PINS	14 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	89.8	119.6	
R <sub>θJC(top)</sub>	Junction-to-case (top) thermal resistance	49.6	48.4	
$R_{\theta JB}$	Junction-to-board thermal resistance	44.4	61.3	°C/W
ΨЈΤ	Junction-to-top characterization parameter	13.8	5.7	
ΨЈВ	Junction-to-board characterization parameter	44.1	60.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

<sup>(3)</sup> Voltages referenced to GND

<sup>(4)</sup> Voltages exceeding V<sub>CC</sub> or GND on any signal terminal are clamped by internal diodes. Limit forward-diode current to maximum current rating.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 6.5 Electrical Characteristics for 5-V Supply<sup>(1)</sup>

 $V_{CC}$  = 4.5 V to 5.5 V,  $V_{INH}$  = 2.4 V,  $V_{INL}$  = 0.8 V,  $T_A$  = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP <sup>(2)</sup>	MAX	UNIT
ANALOG SV	WITCH					
V <sub>COM</sub> , V <sub>NO</sub> , V <sub>NC</sub>	Analog signal range			0	V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{CC} = 4.5 \text{ V}, V_{COM} = 3.5 \text{ V}, I_{COM} = 1 \text{ mA}$	25°C	12	20	Ω
			Full		30	
R <sub>on(flat)</sub>	ON-state resistance flatness	$V_{COM} = 1 \text{ V}, 2 \text{ V}, 3 \text{ V},$	25°C	1	3	Ω
	nauress	I <sub>COM</sub> = 1 mA	Full		4	
$\Delta R_{on}$	ON-state resistance matching between channels <sup>(3)</sup>	$V_{CC}$ = 4.5 V, $I_{COM}$ = 5 mA, $V_{NO}$ or $V_{NC}$ = 3 V	25°C T <sub>MIN</sub> to T <sub>MAX</sub>		3	Ω
l	NO, NC	V <sub>CC</sub> = 5.5 V, V <sub>COM</sub> = 1 V,	25°C		1	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	OFF leakage current (4)	$V_{NO}$ or $V_{NC} = 4.5 \text{ V}$	Full		10	nA
	COM	V <sub>CC</sub> = 5.5 V, V <sub>COM</sub> = 1 V,	25°C		1	•
ICOM(OFF)	OFF leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 4.5 \text{ V}$	Full		10	nA
	COM	$V_{CC} = 5.5 \text{ V}, V_{COM} = 4.5 \text{ V},$	25°C		1	
I <sub>COM(ON)</sub>	ON leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 4.5 \text{ V}$	Full		10	nA
DIGITAL CO	NTROL INPUT (IN)		1			
V <sub>IH</sub>	Input logic high		Full	2.4	$V_{CC}$	V
V <sub>IL</sub>	Input logic low		Full	0	0.8	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>IN</sub> = V <sub>CC</sub> , 0 V	Full		0.01	μA
DYNAMIC					•	
	Town on the c	see Figure 2	25°C	45	100	
t <sub>ON</sub>	Turn-on time		Full		125	ns
	Turn off time	and Figure 0	25°C	35	50	
t <sub>OFF</sub>	Turn-off time	see Figure 2	Full		70	ns
Q <sub>C</sub>	Charge injection <sup>(5)</sup>	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega$ , See Figure 1	25°C	-1.5		рС
C <sub>NO(OFF)</sub> , C <sub>NC(OFF)</sub>	NO, NC OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(ON)</sub>	COM ON capacitance	f = 1 MHz, See Figure 4	25°C	19		pF
Cı	Digital input capacitance	V <sub>IN</sub> = V <sub>CC</sub> , 0 V	25°C	2		pF
BW	Bandwidth	$R_L = 50 \Omega$ , $C_L = 15 pF$ , $V_{NO} = 1 V_{RMS}$ ,	25°C	530		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	-94		dB
THD	Total harmonic distortion	$R_L = 50 \Omega$ , $C_L = 15 pF$ , $V_{NO} = 1 V_{RMS}$ , $f = 100 kHz$	25°C	0.09%		
SUPPLY						
1	Supply Current	V -V 0V	25°C	0.05		
I <sub>CC</sub>	Supply Current	$V_{IN} = V_{CC}$ , 0 V	Full	0.1		μA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Copyright © 2008-2016, Texas Instruments Incorporated

<sup>(3)</sup> 

Typical values are at  $T_A = 25^{\circ}$ C.  $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$  Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

Specified by design, not production tested



## 6.6 Electrical Characteristics for 12-V Supply<sup>(1)</sup>

 $V_{CC} = 11.4 \text{ V}$  to 12.6 V,  $V_{INH} = 5 \text{ V}$ ,  $V_{INL} = 0.8 \text{ V}$ ,  $T_A = -40^{\circ}\text{C}$  to 85°C (unless otherwise noted)

	V to 12.6 V, $V_{INH} = 5 \text{ V}$ , $V_{INL} = 0.8$ PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP(2)	MAX	UNIT
ANALOG SV	WITCH					
$V_{COM}, V_{NO}, V_{NC}$	Analog signal range			0	V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{CC} = 11.4 \text{ V}, V_{COM} = 10 \text{ V},$	25°C	6.5	10	Ω
· von	On state resistance	I <sub>COM</sub> = 1 mA	Full		15	
Б	ON-state resistance	$V_{CC} = 11.4 \text{ V},$	25°C	1.5	3	_
R <sub>on(flat)</sub>	flatness	$V_{COM} = 2 \text{ V}, 5 \text{ V}, 10 \text{ V},$ $I_{COM} = 1 \text{ mA}$	Full		4	Ω
$\Delta R_{on}$	ON-state resistance	$V_{CC} = 11.4 \text{ V}, I_{COM} = 5 \text{ mA},$	25°C		2.5	Ω
- Con	matching between channels <sup>(3)</sup>	$V_{NO}$ or $V_{NC} = 10 \text{ V}$	T <sub>MIN</sub> to T <sub>MAX</sub>		3	
I <sub>NO(OFF),</sub>	NO, NC	V <sub>CC</sub> = 12.6 V, V <sub>COM</sub> = 1 V,	25°C		1	nA
I <sub>NC(OFF)</sub>	OFF leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 10 \text{ V}$	Full		10	ш
1	COM	$V_{CC} = 12.6 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	nA
ICOM(OFF)	OFF leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 10 \text{ V}$	Full		10	ПА
ı	COM	$V_{CC} = 12.6 \text{ V}, V_{COM} = 10 \text{ V},$	25°C		1	<b>~</b> Λ
I <sub>COM(ON)</sub>	ON leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 10 \text{ V}$	Full		10	nA
DIGITAL CO	NTROL INPUT (IN)					
V <sub>IH</sub>	Input logic high		Full	5	$V_{CC}$	V
V <sub>IL</sub>	Input logic low		Full	0	0.8	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>IN</sub> = V <sub>CC</sub> , 0 V	Full		0.001	μA
DYNAMIC			1			-
			25°C	25	75	
t <sub>ON</sub>	Turn-on time	See Figure 2	Full		80	ns
			25°C	20	45	
t <sub>OFF</sub>	Turn-off time	See Figure 2	Full		50	ns
Q <sub>C</sub>	Charge injection <sup>(5)</sup>	$C_L = 1 \text{ nF}, V_{NO} = 0 \text{ V},$ $R_S = 0 \Omega, \text{ See Figure 1}$	25°C	-10.5		рС
C <sub>NO(OFF)</sub> , C <sub>NC(OFF)</sub>	NO, NC OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(ON)</sub>	COM ON capacitance	f = 1 MHz, See Figure 4	25°C	21.5		pF
C <sub>I</sub>	Digital input capacitance	$V_{IN} = V_{CC}$ , 0 V	25°C	2		pF
BW	Bandwidth	$R_L = 50 \ \Omega, \ C_L = 15 \ pF,$ $V_{NO} = 1 \ V_{RMS},$	25°C	530		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	-95		dB
THD	Total harmonic distortion	$R_L = 50 \Omega$ , $C_L = 15 pF$ , $V_{NO} = 1 V_{RMS}$ , $f = 100 kHz$	25°C	0.07%		
SUPPLY						
	Outside Outside No. 17. CV	V - V 0 V	25°C	0.05		
I <sub>CC</sub>	Supply Current	$V_{IN} = V_{CC}$ , 0 V	Full	0.2		μA

<sup>(3)</sup> 

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum. Typical Values are at  $T_A = 25^{\circ}C$ .  $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$  Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

Specified by design, not production tested



## 6.7 Electrical Characteristics for 3-V Supply<sup>(1)</sup>

 $V_{CC} = 3 \text{ V to } 3.6 \text{ V}, T_A = -40^{\circ}\text{C to } 85^{\circ}\text{C}$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	T <sub>A</sub>	MIN TYP <sup>(2)</sup>	MAX	UNIT
ANALOG SV	WITCH					
$V_{COM}, V_{NO}, V_{NC}$	Analog signal range			0	V <sub>CC</sub>	V
R <sub>on</sub>	ON-state resistance	$V_{CC} = 3 \text{ V}, V_{COM} = 1.5 \text{ V},$ $I_{NO} = 1 \text{ mA},$	25°C Full	20	40 50	Ω
		$V_{CC} = 3 V$ ,	25 °C	1	30	
$R_{\text{on(flat)}}$	ON-state resistance flatness	$V_{COM} = 1 \text{ V}, 1.5 \text{ V}, 2 \text{ V},$ $I_{COM} = 1 \text{ mA}$	Full	<u>'</u>	4	Ω
ΔR <sub>on</sub>	ON-state resistance matching between channels (3)	$V_{CC} = 2.7 \text{ V}, I_{COM} = 5 \text{ mA}, V_{NO} \text{ or } V_{NC} = 1.5 \text{ V}$	25°C		3.5	Ω
			T <sub>MIN</sub> to T <sub>MAX</sub>		4.5	
I <sub>NO(OFF)</sub> , I <sub>NC(OFF)</sub>	NO, NC OFF leakage current <sup>(4)</sup>	$V_{CC} = 3.6 \text{ V}, V_{COM} = 1 \text{ V}, V_{NO} \text{ or } V_{NC} = 3 \text{ V}$	25°C Full		10	nA
	COM	$V_{CC} = 3.6 \text{ V}, V_{COM} = 1 \text{ V},$	25°C		1	- 1
ICOM(OFF)	OFF leakage current (4)	$V_{NO}$ or $V_{NC} = 3 \text{ V}$	Full		10	nA
	COM	$V_{CC} = 3.6 \text{ V}, V_{COM} = 3 \text{ V},$	25°C		1	^
I <sub>COM(ON)</sub>	ON leakage current <sup>(4)</sup>	$V_{NO}$ or $V_{NC} = 3 \text{ V}$	Full		10	nA
DIGITAL CO	NTROL INPUT (IN)	-			l	
V <sub>IH</sub>	Input logic high		Full	2.4	$V_{CC}$	V
V <sub>IL</sub>	Input logic low		Full	0	0.8	V
I <sub>IH</sub> , I <sub>IL</sub>	Input leakage current	V <sub>IN</sub> = V <sub>CC</sub> , 0 V	Full		0.01	μA
DYNAMIC		1				•
	(5)		25°C	70	120	
t <sub>ON</sub>	Turn-on time <sup>(5)</sup>	See Figure 2	Full		175	ns
	(5)		25°C	50	80	
t <sub>OFF</sub>	Turn-off time <sup>(5)</sup>	See Figure 2	Full		120	ns
Q <sub>C</sub>	Charge injection <sup>(5)</sup>	C <sub>L</sub> = 1 nF, See Figure 1	25°C	-0.5		рС
C <sub>NO(OFF)</sub> , C <sub>NC(OFF)</sub>	NO, NC OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(OFF)</sub>	COM OFF capacitance	f = 1 MHz, See Figure 4	25°C	8		pF
C <sub>COM(ON)</sub>	COM ON capacitance	f = 1 MHz, See Figure 4	25°C	17		pF
C <sub>I</sub>	Digital input capacitance	V <sub>IN</sub> = V <sub>CC</sub> , 0 V	25°C	2		pF
BW	Bandwidth	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	510		MHz
O <sub>ISO</sub>	OFF isolation	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	-94		dB
THD	Total harmonic distortion	$R_L = 50 \Omega, C_L = 15 pF,$ $V_{NO} = 1 V_{RMS}, f = 100 kHz$	25°C	0.27%		
SUPPLY						
	Supply Current	V - V 0 V	25°C	0.05		
I <sub>CC</sub>	Supply Current	$V_{IN} = V_{CC}, 0 V$	Full	0.2		μA

The algebraic convention, whereby the most negative value is a minimum and the most positive value is a maximum.

Typical values are at  $T_A = 25^{\circ}$ C.  $\Delta R_{ON} = R_{ON(MIN)} - R_{ON(MIN)}$  Leakage parameters are 100% tested at maximum-rated hot operating temperature, and are ensured by correlation at 25°C.

Specified by design, not production tested






Figure 1. Charge Injection




Figure 2. Switching Times





Figure 3. Off Isolation and On Loss

Figure 4. NO, NC, and COM Capacitance



## 6.8 Typical Characteristics





## 7 Detailed Description


#### 7.1 Overview

The TS12A4451x has 4 bidirectional single-pole single-throw (SPST) single-supply CMOS analog switches. The TS12A44513 has two normally closed (NC) switches and two normally open (NO) switches, the TS12A44514 has four normally open (NO) switches, and the TS12A44515 has four normally closed (NC) switches.

These CMOS switches can operate continuously with a single supply between 2 V and 12 V and can handle rail-to-rail analog signals. The OFF-leakage current maximum is only 1 nA at 25°C or 10 nA at 85°C.

When using a 5-V supply, all digital inputs have 0.8-V to 2.4-V logic thresholds, ensuring TTL/CMOS-logic compatibility.

## 7.2 Functional Block Diagram



#### 7.3 Feature Description

The TS12A4451x is bidirectional with fast switching times in the 10's of ns range which allows data acquisition and communication between multiple devices.

With a 5-V supply these devices are compatible with standard 1.8-V TTL/CMOS logic.

#### 7.4 Device Functional Modes

**Table 1. Function Table** 

IN	NO TO COM, COM TO NO	NC TO COM, COM TO NC
L	OFF	ON
Н	ON	OFF



## 8 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The switches are bidirectional, so the NO, NC, and COM pins can be used as either inputs or outputs.

#### 8.1.1 Logic-Level Thresholds

The logic-level thresholds are CMOS/TTL compatible when  $V_{CC}$  is 5 V. As  $V_{CC}$  is raised, the level threshold increases slightly. When  $V_{CC}$  reaches 12 V, the level threshold is about 3 V – above the TTL-specified high-level minimum of 2.8 V, but still compatible with CMOS outputs.

#### **CAUTION**

Do not connect the TS12A44513/TS12A44514/MAS4515  $V_{CC}$  to 3 V and then connect the logic-level pins to logic-level signals that operate from 5-V supply. Output levels can exceed 3 V and violate the absolute maximum ratings, damaging the part and/or external circuits.

Copyright © 2008–2016, Texas Instruments Incorporated



#### 8.2 Typical Application




Figure 9. Typical Application Schematic

#### 8.2.1 Design Requirements

Ensure that all of the signals passing through the switch are with in the specified ranges to ensure proper performance.

**Table 2. Design Parameters** 

	MIN	MAX	UNIT
V <sub>CC</sub>	0	12	V
$V_{NC}$ , $V_{NO}$ , $V_{COM}$ , $V_{IN}$	0	$V_{CC}$	V

#### 8.2.2 Detailed Design Procedure

The TS12A4451x can be properly operated without any external components. However, it is recommended that unused pins be connected to ground through a  $50-\Omega$  resistor to prevent signal reflections back into the device. It is also recommended that the digital control pins (INX) be pulled up to  $V_{CC}$  or down to GND to avoid undesired switch positions that could result from the floating pin.



#### 8.2.3 Application Curve




Figure 10. ON-State Resistance, R<sub>ON</sub> vs Analog Signal, V<sub>COM</sub>

## 9 Power Supply Recommendations

The TS12A4451x construction is typical of most CMOS analog switches, except that they have only two supply pins: VCC and GND. VCC and GND drive the internal CMOS switches and set their analog voltage limits. Reverse ESD-protection diodes connected in series are internally connected between each analog-signal pin and both VCC and GND. If an analog signal exceeds  $V_{CC}$  or GND, one of the diodes will be forward biased, but the other will be reverse biased preventing current flow.

Virtually all the analog leakage current comes from the ESD diodes to VCC or GND. Although the ESD diodes on a given signal pin are identical and, therefore, fairly well balanced, they are reverse biased differently. Each is biased by either  $V_{CC}$  or GND and the analog signal. This means their leakages will vary as the signal varies. The difference in the two diode leakages to the VCC and GND pins constitutes the analog-signal-path leakage current. All analog leakage current flows between each pin and one of the supply terminals, not to the other switch terminal. This is why both sides of a given switch can show leakage currents of the same or opposite polarity.

There is no direct connection between the analog-signal paths and VCC or GND.

VCC and GND also power the internal logic and logic-level translators. The logic-level translators convert the logic levels to switched  $V_{CC}$  and GND signals to drive the analog signal gates.



## 10 Layout

## 10.1 Layout Guidelines

High-speed switches require proper layout and design procedures for optimum performance. Reduce stray inductance and capacitance by keeping traces short and wide. Ensure that bypass capacitors are as close to the device as possible. Use large ground planes where possible.

#### 10.2 Layout Example






Figure 11. Layout Schematic



## 11 Device and Documentation Support

#### 11.1 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 3. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TS12A44513	Click here	Click here	Click here	Click here	Click here
TS12A44514	Click here	Click here	Click here	Click here	Click here
TS12A44515	Click here	Click here	Click here	Click here	Click here

#### 11.2 Trademarks

All trademarks are the property of their respective owners.

## 11.3 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 11.4 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2008–2016, Texas Instruments Incorporated

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TS12A44513DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44513
TS12A44513DR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44513
TS12A44513PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4513
TS12A44513PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4513
TS12A44514DR	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44514
TS12A44514DR.B	Active	Production	SOIC (D)   14	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	TS12A44514
TS12A44514PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4514
TS12A44514PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4514
TS12A44515DR	Obsolete	Production	SOIC (D)   14	-	-	Call TI	Call TI	-40 to 85	TS12A44515
TS12A44515PWR	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4515
TS12A44515PWR.B	Active	Production	TSSOP (PW)   14	2000   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	YD4515

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



## PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 23-Jul-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TS12A44513DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TS12A44513PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS12A44514DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
TS12A44514PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1
TS12A44515PWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1



www.ti.com 23-Jul-2025



#### \*All dimensions are nominal

7 til dilliciololio die Homiliai							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TS12A44513DR	SOIC	D	14	2500	353.0	353.0	32.0
TS12A44513PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TS12A44514DR	SOIC	D	14	2500	353.0	353.0	32.0
TS12A44514PWR	TSSOP	PW	14	2000	353.0	353.0	32.0
TS12A44515PWR	TSSOP	PW	14	2000	353.0	353.0	32.0



SMALL OUTLINE PACKAGE



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-153.



SMALL OUTLINE PACKAGE



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.





SMALL OUTLINE INTEGRATED CIRCUIT



#### NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm, per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm, per side.
- 5. Reference JEDEC registration MS-012, variation AB.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE INTEGRATED CIRCUIT



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated