







TRF1208 SBOS972C - OCTOBER 2021 - REVISED AUGUST 2023

TRF1208 10-MHz to 11-GHz, 3-dB-BW ADC Driver Amplifier

1 Features

- · Excellent performance driving RF ADCs
 - Single-ended to differential
 - Differential to differential
- Two fixed-gain variants:
 - 16 dB (TRF1208)
 - 10 dB (TRF1208B)
- Bandwidth:
 - TRF1208: 8 GHz (1-dB), 11 GHz (3-dB)
 - TRF1208B: 8.8 GHz (1-dB), 10.5 GHz (3-dB)
- - TRF1208: 37 dBm (2 GHz), 32 dBm (6 GHz)
 - TRF1208B: 36 dBm (2 GHz), 28 dBm (6 GHz)
- P1dB:
 - TRF1208: 15 dBm (2 GHz), 12.5 dBm (6 GHz)
 - TRF1208B: 14 dBm (2 GHz), 11 dBm (6 GHz)
- Noise figure:
 - TRF1208: 7 dB (2 GHz), 7 dB (8 GHz)
 - TRF1208B: 9.4 dB (2 GHz), 10.2 dB (8 GHz)
- Output noise spectral density (NSD), dBm/Hz:
 - TRF1208: -151 (2 GHz), -151 (8 GHz)
 - TRF1208B: –154.6 (2 GHz), –153.8 (8 GHz)
- Gain and phase imbalance: ±0.3 dB and ±3°
- Power-down feature
- 3.3-V single-supply operation
- Active current: 138 mA

2 Applications

- RF sampling or GSPS ADC driver
- Aerospace and defense
- Radar seeker front end
- Phased array radar
- Military radios

- Test and measurement
- High-speed digitizers
- Vector signal transceiver (VST)
- 4G/5G wireless BTS
- RF active balun

3 Description


TRF1208 is a very high performance, RF amplifier optimized for radio frequency (RF) applications. This device is excellent for accoupled applications that require a single-ended to differential conversion when driving an analog-todigital converter (ADC) such as the high performance ADC12DJ5200RF. The on-chip matching components simplify printed circuit board (PCB) implementation and provide the highest performance over the usable bandwidth. The device is fabricated in Texas Instruments' advanced complementary BiCMOS process and is available in a space-saving, WQFN-FCRLF package.

The TRF1208 operates on a single-rail supply and consumes about 138 mA of active current. A powerdown feature is also available for power savings.

Device Information⁽¹⁾

PART NUMBER	GAIN	PACKAGE	PACKAGE SIZE ⁽²⁾
TRF1208	16 dB	RPV	2 mm × 2 mm
TRF1208B	10 dB	(WQFN-FCRLF, 12)	2 111111 ^ 2 111111

- For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TRF1208 Driving a High-Speed ADC



Table of Contents

1 Features1	7.3 Feature Description	24
2 Applications1	7.4 Device Functional Modes	
3 Description1	8 Application and Implementation	
4 Revision History2	8.1 Application Information	25
5 Pin Configuration and Functions3	8.2 Typical Applications	
6 Specifications4	8.3 Power Supply Recommendations	
6.1 Absolute Maximum Ratings4	8.4 Layout	
6.2 ESD Ratings	9 Device and Documentation Support	
6.3 Recommended Operating Conditions4	9.1 Device Support	
6.4 Thermal Information4	9.2 Documentation Support	
6.5 Electrical Characteristics: TRF12085	9.3 Receiving Notification of Documentation Updates	
6.6 Electrical Characteristics: TRF1208B7	9.4 Support Resources	33
6.7 Typical Characteristics: TRF12089	9.5 Trademarks	33
6.8 Typical Characteristics: TRF1208B16	9.6 Electrostatic Discharge Caution	
7 Detailed Description23	9.7 Glossary	
7.1 Overview23	10 Mechanical, Packaging, and Orderable	
7.2 Functional Block Diagram23	Information	33
7.1 Overview	10 Mechanical, Packaging, and Orderable Information	

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (April 2022) to Revision C (August 2023) Added TRF1208B device variant and associated content	Page
Changes from Revision A (March 2022) to Revision B (April 2022)	Page
Changed Pin 12 from: OUTP to: OUTM and Pin 11 from: OUTM to OUTP	3
Updated the Interfacing with AFE7950 RX and Interfacing with AFE7950 TX figures	
Updated the TRF1208 in Receive Chain with AFE7950 figure	28
Updated the TRF1208 in Transmit Chain with AFE7950 figure	
Changes from Revision * (October 2021) to Revision A (March 2022)	Page
Changed the status of the document from: Advanced Information to: Production Data	1



5 Pin Configuration and Functions




Figure 5-1. RPV Package, 12-Pin WQFN-FCRLF (Top View)

Table 5-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.	ITPE\''	DESCRIPTION
GND	1, 4, 7, 10	GND	Ground
INM	5	I	Differential signal input, negative
INP	3 1 71		Differential signal input, positive
OUTM 12 O Differential signal output, negative		Differential signal output, negative	
OUTP	11	0	Differential signal output, positive
PD	2	I	Power-down signal. Supports 1.8-V and 3.3-V Logic. 0 = Chip enabled 1 = Power down
TP1	8	_	Test pin. Short to ground.
TP2	3	_	Test pin. Short to ground.
VDD	9	Р	3.3-V supply
Thermal pad	Pad	_	Thermal pad. Connect to ground on board.

⁽¹⁾ I = input, O = output, P = power, GND = ground



6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
V_{DD}	Supply voltage	-0.3	3.7	V
INP, INM	Input pin power		20	dBm
V _{PD}	Power-down pin voltage	-0.3	3.7	V
TJ	Junction temperature	-40	150	°C
T _{stg}	Storage temperature	-40	150	°C
	Continuous power dissipation	See therr	nal informat	ion

⁽¹⁾ Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

6.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001, all pins ⁽¹⁾	±1000	V
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002, all pins ⁽²⁾	±250	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V_{DD}	Supply voltage	3.2	3.3	3.45	V
T _A	Ambient air temperature	-40	25	105	°C
TJ	Junction temperature	-40		125	°C

6.4 Thermal Information

		TRF1208x	
	THERMAL METRIC ⁽¹⁾	RPV (WQFN)	UNIT
		12 PINS	
R _{0JA}	Junction-to-ambient thermal resistance	66.9	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	64.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	17.4	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	1.7	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	17.2	°C/W
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	9.0	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

Product Folder Links: TRF1208



6.5 Electrical Characteristics: TRF1208

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
AC PERF	ORMANCE				
SSBW	Small-signal 3-dB bandwidth	$V_O = 0.1 V_{PP}$	11		GHz
LSBW	Large-signal 3-dB bandwidth	$V_O = 1 V_{PP}$	11		GHz
1-dB BW	Bandwidth for 1-dB flatness		8		GHz
S21	Power gain	f = 2 GHz	16		dB
S11	Input return loss	f = 10 MHz to 8 GHz	-10		dB
S12	Reverse isolation	f = 2 GHz	-35		dB
mb _{GAIN}	Gain imbalance	f = 10 MHz to 8 GHz	± 0.3		dB
mb _{PHASE}	Phase imbalance	f = 10 MHz to 8 GHz	± 3		0
CMRR	Common-mode rejection ratio ⁽¹⁾	f = 2 GHz	-45		dB
		f = 0.5 GHz, P _O = +3 dBm	-70		
IDO	Second-order harmonic distortion	f = 2 GHz, P _O = +3 dBm	-65		JD.
HD2		f = 6 GHz, P _O = +3 dBm	-52		dBc
		f = 8 GHz, P _O = +3 dBm	-45		
		f = 0.5 GHz, P _O = +3 dBm	-68		
HD3	Third and a banna aria distantian	f = 2 GHz, P _O = +3 dBm	-63		dD.
גער	Third-order harmonic distortion	f = 6 GHz, P _O = +3 dBm	-56		dBc
		f = 8 GHz, P _O = +3 dBm	-63		
	Second-order intermodulation distortion	f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-73		dBc
NADO.		f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-69		
IMD2		f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-56		
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-45		
		$f = 0.5 \text{ GHz}, P_O = -4 \text{ dBm per tone}$ (10-MHz spacing)	-75		
IMB0		f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-84		dBc
IMD3	Third-order intermodulation distortion	f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-72		
		f = 8 GHz, P _O = -4 dBm per tone (10-MHz spacing)	-51		
		f = 0.5 GHz	11		
20440	Outrot 1 dB common circle	f = 2 GHz	15		-ID
OP1dB	Output 1-dB compression point	f = 6 GHz	12.5		dBm
		f = 8 GHz	7.5		
		f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)	68		
OIDO	Output assent and a decircle asset as a line	f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	63		
OIP2	Output second-order intercept point	f = 6 GHz, P _O = -4 dBm per tone (10-MHz spacing)	55		dBm
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)	42		



6.5 Electrical Characteristics: TRF1208 (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 3.3 \text{ V}$, $50-\Omega$ single-ended input, and $100-\Omega$ differential output (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)		34		
		f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)		37		
OIP3	Output third-order intercept point	f = 4 GHz, P _O = –4 dBm per tone (10-MHz spacing)		34		dBm
		$f = 6 \text{ GHz}, P_O = -4 \text{ dBm per tone}$ (10-MHz spacing)		30		
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)		21		
		f = 0.5 GHz		6.5		
NF	Noise figure	f = 2 GHz		6.8		dB
ואר	Noise figure	f = 6 GHz		7.2		uБ
		f = 8 GHz		3		
IMPEDA	NCE					
Z _{O-DIFF}	Differential output impedance	f = dc (internal to the device)		3		Ω
Z _{IN}	Single-ended input impedance	INM pin terminated with 50 Ω		50		Ω
TRANSIE	ENT					
V _{OMAX}	Maximum output voltage (differential)			2		V_{PP}
V _{OSAT}	Saturated output voltage level (differential)	f = 2 GHz		3.9		V_{PP}
t _{REC}	Overdrive recovery time	Using a –0.5-V _P input pulse of 2-ns duration		0.2		ns
POWER	SUPPLY					
I _{QA}	Active current	Current on VDD pin, PD = 0		138		mA
I _{QPD}	Power-down quiescent current	Current on VDD pin, PD = 1		7		mA
ENABLE						
V _{PDHIGH}	PD pin logic high		1.45			V
V _{PDLOW}	PD pin logic low				0.8	V
1	PD bias current (current on PD pin)	PD = high (1.8-V logic)		50	100	^
I _{PDBIAS}	Dias current (current on FD pin)	PD = high (3.3-V logic)		200	250	μA
C _{PD}	PD pin capacitance			2		pF
t _{ON}	Turn-on time	50% V _{PD} to 90% RF		200		ns
t _{OFF}	Turn-off time	50% V _{PD} to 10% RF		50		ns

⁽¹⁾ Calculated using the formula (S21-S31)/(S21+S31). Port-1: INP, Port-2: OUTP, Port-3: OUTM.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



6.6 Electrical Characteristics: TRF1208B

	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
AC PERF	ORMANCE			
SSBW	Small-signal 3-dB bandwidth	$V_O = 0.1 V_{PP}$	10.5	GHz
LSBW	Large-signal 3-dB bandwidth	$V_O = 1 V_{PP}$	10.5	GHz
1-dB BW	Bandwidth for 1-dB flatness		8.8	GHz
S21	Power gain	f = 2 GHz	10.5	dB
S11	Input return loss	f = 10 MHz to 8 GHz	-10	dB
S12	Reverse isolation	f = 2 GHz	-32	dB
	Gain imbalance	f = 10 MHz to 8 GHz	±0.3	dB
	Phase imbalance	f = 10 MHz to 8 GHz	±3	0
CMRR	Common-mode rejection ratio ⁽¹⁾	f = 2 GHz	-45	dB
		f = 0.5 GHz, P _O = +3 dBm	-59	
IDO	Caranda and an harman and a distantian	f = 2 GHz, P _O = +3 dBm	-56	40.
HD2	Second-order harmonic distortion	f = 6 GHz, P _O = +3 dBm	-57	- dBc
		f = 8 GHz, P _O = +3 dBm	-58	
		f = 0.5 GHz, P _O = +3 dBm	-63	
HD3	Third-order harmonic distortion	f = 2 GHz, P _O = +3 dBm	-70	- 10
HD3		f = 6 GHz, P _O = +3 dBm	-62	– dBc
		f = 8 GHz, P _O = +3 dBm	-53	
	Second-order intermodulation distortion	f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-60	
		f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-56	
IMD2		f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-50	- dBc
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-46	
		f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-74	
IMB0		f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-80	
IMD3	Third-order intermodulation distortion	f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)	-63	- dBc
		f = 8 GHz, P _O = -4 dBm per tone (10-MHz spacing)	-50	
		f = 0.5 GHz	9.5	
2D44D	Output 4 dD communication maint	f = 2 GHz	14	-ID:
OP1dB	Output 1-dB compression point	f = 6 GHz	11	– dBm
		f = 8 GHz	8	
		f = 0.5 GHz, P _O = –4 dBm per tone (10-MHz spacing)	55	
OIDO	Outrot and and a later and a later	f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)	51	-10
OIP2	Output second-order intercept point	f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)	45	– dBm
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)	42	



6.6 Electrical Characteristics: TRF1208B (continued)

at $T_A = 25^{\circ}C$, $V_{DD} = 3.3 \text{ V}$, $50-\Omega$ single-ended input, and $100-\Omega$ differential output (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
		f = 0.5 GHz, P _O = -4 dBm per tone (10-MHz spacing)		33		
OIP3	Output third-order intercept point	f = 2 GHz, P _O = –4 dBm per tone (10-MHz spacing)		36		dBm
OIF3	Output tilliu-order intercept point	f = 6 GHz, P _O = –4 dBm per tone (10-MHz spacing)		28		ubili
		f = 8 GHz, P _O = –4 dBm per tone (10-MHz spacing)		21		
		f = 0.5 GHz		9.0		
NF	Naine Saum	f = 2 GHz		9.4		40
INF	Noise figure	f = 6 GHz		9.9		dB
		f = 8 GHz	33 36 28 21 9.0 9.0 9.4 9.9 10.2 3 50 2 2.8 0.2 138 7			
IMPEDA	NCE				'	
Z _{O-DIFF}	Differential output impedance	f = DC (internal to the device)		3		Ω
Z _{IN}	Single ended input impedance	INM pin terminated with 50 Ω		50		Ω
TRANSIE	ENT				'	
V _{OMAX}	Maximum output voltage (differential)			2		V_{PP}
V _{OSAT}	Saturated output voltage level (differential)	f = 2 GHz		2.8		V_{PP}
t _{REC}	Overdrive recovery time	Using a –0.5-V _P input pulse of 2-ns duration		0.2		ns
POWER	SUPPLY				'	
I _{QA}	Active current	Current on VDD pin, PD = 0		138		mA
I _{QPD}	Power-down quiescent current	Current on VDD pin, PD = 1		7		mA
ENABLE						
V _{PDHIGH}	PD pin logic high		1.45			V
V _{PDLOW}	PD pin logic low				0.8	V
I	PD bias current (current on PD pin)	PD = high (1.8-V logic)		50	100	μA
I _{PDBIAS}	pin)	PD = high (3.3-V logic)		200	250	μΑ
C _{PD}	PD pin capacitance			2		pF
t _{ON}	Turn-on time	50% V _{PD} to 90% RF		200		ns
t _{OFF}	Turn-off time	50% V _{PD} to 10% RF		50		ns

⁽¹⁾ Calculated using the formula (S21-S31)/(S21+S31). Port-1: INP, Port-2: OUTP, Port-3: OUTM.


Submit Document Feedback


Copyright © 2023 Texas Instruments Incorporated

6.7 Typical Characteristics: TRF1208
































6.8 Typical Characteristics: TRF1208B










at temperature = 25°C, V_{DD} = 3.3 V, 50-Ω single-ended input, and 100-Ω differential output (unless otherwise noted)


















7 Detailed Description

7.1 Overview


The TRF1208 is a very high-performance amplifier optimized for radio frequency (RF) and intermediate frequency (IF) with signal bandwidths up to 11 GHz. The low frequency response is limited only by the ac-coupling capacitor on the PCB. The device is designed for ac-coupled applications that require a single-ended to differential conversion when driving an analog-to-digital converter (ADC). The device has a two-stage architecture and provides approximately 16 dB of gain for the TRF1208 and approximately 10 dB of gain for TRF1208B when configured for single-ended inputs driven from a $50-\Omega$ source. This device also works as a differential-to-single-ended amplifier to act as a DAC buffer.

This device does not require any pullup or pulldown components on the PCB, and thereby simplifies the layout and provides the highest performance over the entire bandwidth.

The input and output are ac coupled. The TRF1208 is powered with 3.3-V supply. A power-down feature is also available.

7.2 Functional Block Diagram

The following figure shows the functional block diagram of TRF1208. The device essentially has two stages with a voltage-feedback configuration.





7.3 Feature Description

7.3.1 Fully-Differential Amplifier

The TRF1208 is a voltage-feedback fully differential amplifier (FDA) with a fixed gain by architecture. The TRF1208 operates best as a single-ended to differential amplifier by terminating the INM pin with a $50-\Omega$ resistor and driving the INP pin directly with no external components.

This amplifier has nonlinearity cancellation circuits that provide excellent linearity performance over a wide range of frequencies.

The output of the amplifier has a low dc impedance. Therefore, if required, the output of the amplifier can be matched to a load if required by adding the appropriate series resistors or attenuator pad.

7.3.2 Single Supply Operation

The TRF1208 operates on a single 3.3-V supply. The input and output bias voltages are set internally. Therefore, ac-couple the signal path on the board at all four RF input and output pins. Single-supply operation simplifies the board design.

7.4 Device Functional Modes

The TRF1208 has two functional modes: active and power-down. These functional modes are controlled by the PD pin as described in the previous section.

7.4.1 Power-Down Mode

The device features a power-down option. The PD pin is used to power down the amplifier. This pin supports both 1.8-V and 3.3-V digital logic, and is referenced to ground. A logic 1 turns the device off and places the device into a low-quiescent-current state.

When disabled, the signal path is still present through the internal circuits. Input signals applied to a disabled device still appear at the outputs at some lower level through this path, as is the case for any disabled feedback amplifier.

Product Folder Links: TRF1208

24

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 Driving a High-Speed ADC

A common application of the TRF1208 is to drive a high-speed ADC, such as the ADC12DJ5200RF or AFE7950 that have differential input. Conventionally, passive baluns are used to drive Gsps ADCs because of nonavailability of high-bandwidth, linear amplifiers. The TRF1208 is an active balun that has excellent bandwidth flatness, gain, and phase imbalance comparable to or exceeding costly passive baluns.

Figure 8-1 shows a typical interface circuit for the ADC12DJ5200RF. Depending on the ADC and system requirement, this circuit can be simplified or can be more complex.





Figure 8-1. Interfacing With the ADC12DJ5200RF

The figure shows two sections of the circuit between the driver amp and the ADC: namely, the matching pad (or attenuator pad) and the antialiasing filter. Use small, form-factor, RF-quality, passive components for these circuits. The output swing of the TRF1208 is designed to drive these ADCs full-scale, while at the same time not overdrive the device This functionality avoids the need for any voltage limiting device at the ADC.

The following figures show typical interface circuits for AFE7950 RX and TX chains in which TRF1208 is the S2D and D2S amplifier, respectively.





A. AFE matching network – component type (whether L or C) and values depend on the channel (A, B, C, D, FB1, FB2) and frequency band.

1.8 V TX path RFC RFC 100 pF 20 Ω 100 pF OUTM OUTP From AFE7950 TX TRF1208 GND GND 50 D 20 Ω GND 100 pF GND 100 D TPAD (See NOTE A)

Figure 8-2. Interfacing With the AFE7950 RX

A. AFE matching network – component type (whether L or C) and values depend on the channel (A, B, C, D) and frequency band.

Figure 8-3. Interfacing With the AFE7950 TX

Submit Document Feedback

8.1.2 Calculating Output Voltage Swing

This section gives a quick reference of the output voltage swings for different input power levels. In this example, the output is terminated with a $100-\Omega$ differential load and a power gain of 16 dB is assumed.




Figure 8-4. Power and Voltage Levels

$$Voltage gain = 20 \times log(V_O / V_I)$$
 (1)

Power gain =
$$10 \times \log(P_O / P_I) = 10 \times \log((V_O ^2 / 100) / (V_I ^2 / 50)) = 20 \times \log(V_O / V_I) - 3 dB$$
 (2)

Table 8-1. Output Voltage Swings for Different Input Power Levels

INF	PUT		TPUT 1208)	OUTPUT (TRF1208B)		
P _I (dBm)	V _I (V _{PP})	P _O (dBm)	V _O (V _{PP})	P _O (dBm)	V _O (V _{PP})	
-20	0.063	-4	0.564	-10	0.283	
-15	0.112	1	1.004	- 5	0.503	
-10	0.2	6	1.785	0	0.894	
-9	0.224	7	2.002	1	1.004	

8.1.3 Thermal Considerations

The TRF1208 is available in a 2-mm × 2-mm, WQFN-FCRLF package that has excellent thermal properties. Connect the thermal pad underneath the chip to a ground plane. Short the ground plane to the other ground pins of the chip at four corners, if possible, to allow heat propagation to the top layer of PCB. Use a thermal via that connects the thermal pad plane on the top layer of the PCB to the inner layer ground planes to allow heat propagation to the inner layers.

The total power dissipation needs to be limited to keep the device junction temperature below 150°C for instantaneous power and below 125°C for continuous power.



8.2 Typical Applications

An example of TRF1208 acting as ADC and DAC amplifiers for AFE7950 is explained in this section.

8.2.1 TRF1208 in Receive Chain

This section describes an RF receiver chain in which TRF1208 is working as a S2D (SE-to-diff) amp and driving a receive channel of AFE7950.




Figure 8-5. TRF1208 in a Receive Chain With the AFE7950

The previous figure is a generic schematic of a design in which TRF1208 drives an AFE7950 receive channel. The exact values of the components depend on the frequency band for which the AFE7950 front-end is matched.

8.2.1.1 Design Requirements

The AFE7950 channel is required to be matched to 8.2 GHz.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



8.2.1.2 Detailed Design Procedure

The TRF1208 is configured as an S2D amplifier. The section close to TRF1208 output is an attenuator pad that is meant for robust matching. The section close to AFE7950 is the matching network for the AFE that is channel dependent. The matching components are chosen based on the AFE return-loss data and some trial and error because the manufactured board parameters can influence the exact component values

Table 8-2 shows the bill of materials (BOM) values of the design for a channel that is matched to center frequency of 8.2 GHz.

Table 8-2. Component Values of RX Chain With Center Frequency = 8.2 GHz

SECTION	DESIGNATOR	TYPE	VALUE	PART NUMBER	INSTALL / DNI		
DC block cap	C117	Capacitor	100 nF	530L104KT	Install		
DC block cap	C115	Capacitor	100 nF	530L104KT	Install		
DC block cap	C111	Capacitor	100 nF	530L104KT	Install		
DC block cap	C122	Capacitor	100 nF	530L104KT	Install		
Attenuator	R74	Resistor	10 Ω	ERJ-1GEF10R0C	Install		
Attenuator	R70	Resistor	10 Ω	ERJ-1GEF10R0C	Install		
Attenuator	R69	Resistor	10 Ω	ERJ-1GEF10R0C	Install		
Attenuator	R67	Resistor	10 Ω	ERJ-1GEF10R0C	Install		
Attenuator	R71	Resistor	140 Ω	ERJ-1GNF1400C	Install		
Attenuator	R68	Resistor	140 Ω	ERJ-1GNF1400C	Install		
INM term	R82	Resistor	50 Ω	ERJ-1GEF49R9C	Install		
Matching	C91	_	_	_	DNI		
Matching	L20	_	_	_	DNI		
Matching	C103	_	_	_	DNI		
Matching	C83	_	_	_	DNI		
Matching	L22	Inductor	0.1 nH	LQP03TG0N1B02#	Install		
Matching	L18	Inductor	0.1 nH	LQP03TG0N1B02#	Install		
Matching	C96	Inductor	0.1 nH	LQP03TG0N1B02#	Install		
Matching	C87	Inductor	0.1 nH	LQP03TG0N1B02#	Install		
Matching	C97	Capacitor	0.8 pF	02015J0R8PBSTR	Install		
Matching	C88	Capacitor	0.8 pF	02015J0R8PBSTR	Install		
Matching	C92	Inductor	0.3 nH	LQP03TG0N3B02#	Install		



8.2.2 TRF1208 in a Transmit Chain

This section describes an RF transmit chain in which the TRF1208 works as a differential-to-single-ended converter that converts the DAC output of the AFE7950 into a single-ended signal that drives a PA or a mixer.




Figure 8-6. TRF1208 in a Transmit Chain With the AFE7950

The previous figure is a generic schematic of a design in which the TRF1208 is used with the AFE7950 in the transmit chain. The exact values of the components depend on the frequency band for which the AFE7950 front-end is matched.

8.2.2.1 Design Requirements

The AFE7950 channel is required to be matched to 8.2 GHz.

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

8.2.2.2 Detailed Design Procedure

The TRF1208 is configured as a D2S amplifier. The OUTM pin of the TRF1208 is terminated with 50 Ω and OUTP is taken out as the SE output. The section close to TRF1208 input is an attenuator pad that is meant for robust matching. The section close to AFE7950 is the matching network for the AFE, which is channel dependent. Choose matching components based on the AFE return-loss data and some trial and error because the board parameters can influence the exact values.

Table 8-3 shows the BOM values of the design for a channel that is matched to center frequency of 8.2 GHz.

Table 8-3. Component Values of TX Chain With Center Frequency = 8.2 GHz

SECTION	DESIGNATOR	TYPE	VALUE	PART NUMBER	INSTALL / DNI	
Supply inductor	L25	Inductor	2 nH	LQP03TG2N0B02#	Install	
Supply inductor	L26	Inductor	2 nH	LQP03TG2N0B02#	Install	
Matching	C125	_	_	_	DNI	
Matching	C142	_	_	_	DNI	
Matching	C156	_	_	_	DNI	
Matching	L34	Capacitor	0.7 pF	02015J0R7PBSTR	Install	
Matching	L33	Capacitor	0.7 pF	02015J0R7PBSTR	Install	
Matching	C134	Inductor	0.5 nH	LQP03TG0N5B02#	Install	
Matching	C140	Inductor	0.1 nH	LQP03TG0N1B02#	Install	
Matching	C139	Inductor	0.1 nH	LQP03TG0N1B02#	Install	
DC block cap	C149	Capacitor	100 nF	530L104KT	Install	
DC block cap	C150	Capacitor	100 nF	530L104KT	Install	
DC block cap	C151	Capacitor	100 nF	530L104KT	Install	
DC block cap	C153	Capacitor	100 nF	530L104KT	Install	
Attenuator	R88	Resistor	20 Ω	ERJ-1GNF20R0C	Install	
Attenuator	R89	Resistor	20 Ω	ERJ-1GNF20R0C	Install	
Attenuator	R92	Resistor	20 Ω	ERJ-1GNF20R0C	Install	
Attenuator	R93	Resistor	20 Ω	ERJ-1GNF20R0C	Install	
Attenuator	R90	Resistor	57.6 Ω	ERJ-1GNF57R6C	Install	
Attenuator	R91	Resistor	57.6 Ω	ERJ-1GNF57R6C	Install	
Term	R105	Resistor	0 Ω	ERJ-1GN0R00C	Install	
Term	R107	Resistor	0 Ω	ERJ-1GN0R00C	Install	
Term	R96	Resistor	10 Ω	ERJ-1GEF10R0C	Install	
Term	R97	Resistor	10 Ω	ERJ-1GEF10R0C	Install	
Term	R108	Resistor	50 Ω	ERJ-1GEF49R9C	Install	



8.3 Power Supply Recommendations

The TRF1208 requires a single 3.3-V supply. Supply decoupling is critical to high-frequency performance. Typically two or three capacitors are used for supply decoupling. For the lowest-value capacitor, use a small, form-factor component that is placed closest to the VDD pin of the device. Use a bulk decoupling capacitor of a larger value and size that can be placed next to the small capacitor. Additional layout recommendations are given in the *Layout* section.

8.4 Layout

8.4.1 Layout Guidelines

The TRF1208 is a wideband, voltage-feedback amplifier with approximately 10 dB or 16 dB of gain. When designing with a wideband RF amplifier with relatively high gain, make sure to take certain board layout precautions to maintain stability and optimized performance. Use a multilayer board to maintain signal and power integrity and thermal performance. Figure 8-7 shows an example of a good layout. In this figure, only the top layer is shown.

Route the RF input and output lines as grounded coplanar waveguide (GCPW) lines. For the second layer, use a continuous ground layer without any ground-cuts near the amplifier area. Match the output differential lines in length to minimize phase imbalance. Use small footprint passive components wherever possible. Also take care of the input side layout. Use a 50-ohm line for the INP routing, and make sure the termination on INM pin has low parasitics by placing the ac-coupling capacitor and the $50-\Omega$ resistor very close to the device. Use an RF-quality, $50-\Omega$ resistor for termination. Make sure that the ground planes on the top and internal layers are well stitched with vias.

Place thermal vias under the device that connect the top thermal pad with ground planes in the inner layers of the PCB. For improved heat dissipation, connect the thermal pad to the top layer ground plane through the ground pins (see the *Layout Example* in the next section).

8.4.2 Layout Example




Figure 8-7. Layout Example: Placement and Top Layer Layout

The TRF1208 can be evaluated using the TRF1208 EVM board, which can be ordered from TRF1208 product folder. Additional information about the evaluation board construction and test setup is given in the *TRF1208 EVM* User's Guide.

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

Texas Instruments, TRF0206-SP EVM User's Guide

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TRF1208BRPVR	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	128L
TRF1208BRPVR.B	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	128L
TRF1208RPVR	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1208
TRF1208RPVR.B	Active	Production	WQFN-HR (RPV) 12	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1208
TRF1208RPVT	Active	Production	WQFN-HR (RPV) 12	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1208
TRF1208RPVT.B	Active	Production	WQFN-HR (RPV) 12	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1208

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TRF1208BRPVR	WQFN- HR	RPV	12	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q1
TRF1208RPVR	WQFN- HR	RPV	12	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q1
TRF1208RPVT	WQFN- HR	RPV	12	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q1



www.ti.com 25-Sep-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TRF1208BRPVR	WQFN-HR	RPV	12	3000	205.0	200.0	33.0
TRF1208RPVR	WQFN-HR	RPV	12	3000	205.0	200.0	33.0
TRF1208RPVT	WQFN-HR	RPV	12	250	205.0	200.0	33.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated