

# TPSM852892 36V, 6A, Fully Integrated Buck-boost Power Module with ZEN 2 Switcher **Technology**

### 1 Features

- ZEN 2 Switcher
  - Facilitates CISPR 32 class B compliance
  - Integrated VIN, VOUT, BOOT1 and BOOT2 bypass capacitors to reduce EMI
  - Optimized pinout for minimal loop inductance
  - Optional programmable spread spectrum
  - Fix-frequency control with prgrammable switching frequency
- Wide input and output voltage range
  - Wide input voltage range: 3.0V to 36V
  - Programmable output voltage range: 0.8V to
  - ±1% reference voltage accuracy
  - Adjustable output voltage compensation for voltage droop over the cable
  - ±5% accurate output current monitoring
- High efficiency over entire load range
  - 96% efficiency at  $V_{IN}$  = 12V,  $V_{OUT}$  = 20V and  $I_{OUT} = 2.5A$
  - Programmable PFM and FPWM mode at light
- Avoid frequency interference and crosstalk
  - Optional clock synchronization
  - Programmable switching frequency from 400kHz to 1MHz
- Rich protection features
  - Output overvoltage protection
  - Hiccup mode for output short-circuit protection
  - Thermal shutdown protection
  - 6A average inductor current limit
- Small solution size
  - 7.5mm × 7.7mm × 3.8mm QFN package

# 2 Applications

- Laser distance meter
- Powered surgical tools
- Parametric measurement unit (PMU)

# 3 Description

The TPSM852892 is a buck-boost module that is optimized for converting battery voltage or adapter voltage into power supply rails. The TPSM852892 integrates four MOSFET switches and one power inductor providing a compact solution for a variety of applications. The TPSM852892 has up to 36V input voltage capability. When working in boost mode, the TPSM852892 can deliver 50W from a 12V input.

The TPSM852892 employs an average currentmode control scheme. The switching frequency is programmable from 400kHz to 1MHz by an external resistor and can be synchronized to an external clock. The TPSM852892 also provides optional spread spectrum to minimize peak EMI.


TPSM852892 offers output over-voltage protection, average inductor current limit, cycle-bycycle peak current limit, output short circuit protection. The TPSM852892 also specifies safe operating with optional output current limit and hiccup-mode protection in sustained overload conditions.

The TPSM852892 is designed with ZEN 2 switcher technology to guickly and easily implement a low-EMI design and offers a small solution size with 7.5mm × 7.7mm QFN package.

#### **Device Information**

PART NUMBER	PACKAGE (1)	PACKAGE SIZE
TPSM852892	RCM (QFN-FCMOD, 71)	7.5mm × 7.7mm

For all available packages, see the orderable addendum at (1)the end of the data sheet.



**Typical Application Circuit** 



# **Table of Contents**

1 Features	1	7 Application and Implementation	21
2 Applications		7.1 Application Information	21
3 Description		7.2 Typical Application	
4 Pin Configuration and Functions		7.3 Power Supply Recommendations	
5 Specifications	<mark>5</mark>	7.4 Layout	29
5.1 Absolute Maximum Ratings		8 Device and Documentation Support	
5.2 ESD Ratings		8.1 Device Support	31
5.3 Recommended Operating Conditions	5	8.2 Receiving Notification of Documentation Updates.	
5.4 Thermal Information	<mark>6</mark>	8.3 Support Resources	31
5.5 Electrical Characteristics	<mark>6</mark>	8.4 Trademarks	31
5.6 Typical Characteristics	9	8.5 Electrostatic Discharge Caution	31
6 Detailed Description	12	8.6 Glossary	31
6.1 Overview	12	9 Revision History	31
6.2 Functional Block Diagram	13	10 Mechanical, Packaging, and Orderable	
6.3 Feature Description		Information	31
6.4 Device Functional Modes			



# 4 Pin Configuration and Functions




Figure 4-1. TPSM852892 RYQ Package, 71-Pin VQFN-HR (Transparent Top View)

**Table 4-1. Pin Functions** 

PIN		I/O	DESCRIPTION
NAME	NO.	1/0	DESCRIPTION
AGND	23	-	Signal ground of the IC.
BOOT1	69	0	Power supply for high-side MOSFET gate driver in buck side. A ceramic capacitor of 0.1µF is integrated between this pin and the SW1 pin. Leave this pin floating.
BOOT2	70	0	Power supply for high-side MOSFET gate driver in boost side. A ceramic capacitor of 0.1µF is integrated between this pin and the SW2 pin. Leave this pin floating.
CC	47	0	Constant current output indication open drain output. When output current limit is triggered, this pin outputs low level.
CDC	22	0	Voltage output proportional to the sensed voltage between the ISP pin and the ISN pin. Use a resistor between this pin and AGND to increase the output voltage to compensate voltage droop across the cable caused by the cable resistance.
COMP	21	0	Output of the internal error amplifier. Connect the loop compensation network between this pin and the AGND pin.
DITH/SYNC	48	I	Dithering frequency setting and synchronous clock input. Use a capacitor between this pin and ground to set the dithering frequency. When this pin is short to ground or pulled above 1.2V, there is no dithering function. An external clock can be applied at this pin to synchronize the switching frequency.



# **Table 4-1. Pin Functions (continued)**

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
EN/UVLO	44	I	Enable logic input and programmable input voltage undervoltage lockout (UVLO) input. Logic high level enables the device. Logic low level disables the device and turns it into shutdown mode. After the voltage at the EN/UVLO pin is above the logic high voltage of 1.15V, this pin acts as programmable UVLO input with 1.23V internal reference.
EXTVCC	43	I	Select the internal LDO or external 5V for VCC. When it is connected to logic high voltage or is left floating, select the internal LDO. When it is connected to logic low voltage, select the external 5V for VCC.
FB	20	1	Connect to the center of a resistor divider to program the output voltage
FSW	49	I	The switching frequency is programmed by a resistor between this pin and the AGND pin.
ISN	19	I	Negative input of the current sense amplifier. An optional current sense resistor connected between the ISP pin and the ISN pin can limit the output current. If the sensed voltage reaches the current limit, a slow constant current control loop becomes active and starts to regulate the voltage between the ISP pin and the ISN pin. Connecting the ISP pin and the ISN pin together with the VOUT pin can disable the output current limit function. Do not leave floating.
ISP	18	I	Positive input of the current sense amplifier. An optional current sense resistor connected between the ISP pin and the ISN pin can limit the output current. If the sensed voltage reaches the current limit, a slow constant current control loop becomes active and starts to regulate the voltage between the ISP pin and the ISN pin. Connecting the ISP pin and the ISN pin together with the VOUT pin can disable the output current limit function. Do not leave floating.
L1	40-41, 61, 67	PWR	The terminal of the internal integrated inductor, connect this pin with SW1.
L2	26-27, 58, 64	PWR	The terminal of the internal integrated inductor, connect this pin with SW2.
MODE	45	I	Mode selection pin in light load condition. When it is connected to logic high voltage, the device works in forced PWM mode. When it is connected to logic low voltage, the device works in auto PFM mode. This pin can not be float in application.
NC	17, 25, 42, 50	-	Not connected internally, connect NC with AGND.
PG	46	0	Power good indication open drain output. When the output voltage is above 95% of the setting output voltage, this pin outputs high impedance. When the output voltage is below 90% of the setting output voltage, this pin outputs low level
PGND	6-9, 28-39, 55	PWR	IC power ground.
SW1	62, 66, 68	PWR	Buck side switching node pin. It is connected to the drain of the internal buck low-side power MOSFET and the source of internal buck high-side power MOSFET.
SW2	63, 65, 71	PWR	Boost side switching node pin. It is connected to the drain of the internal boost low-side power MOSFET and the source of internal boost high-side power MOSFET.
VCC	24	0	Internal regulator output. A ceramic capacitor of more than 4.7µF is required between this pin and the AGND pin.
VIN	1-5, 51-54, 60	PWR	Buck-boost module input.
VOUT	10-16, 56-57, 59	PWR	Buck-boost module output.



# 5 Specifications

# 5.1 Absolute Maximum Ratings

over operating junction temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	VIN, SW1, L1	-0.3	42	V
	BOOT1	SW1-0.3	SW1+6	V
Voltage range	VCC, PG, $\overline{\text{CC}}$ , FSW, COMP, FB, MODE, CDC, DITH/SYNC, EXTVCC	-0.3	6	V
at terminals (2)	VOUT, SW2, L2, ISP, ISN	-0.3	25	V
	EN/UVLO	-0.3	20	V
	BOOT2	SW2-0.3	SW2+6	V
	PG, CC, FSW, COMP, FB, MODE, CDC, DITH/SYNC, EXTVCC	-0.3	VCC+0.3	V
T <sub>J</sub>	Operating Junction, T <sub>J</sub> <sup>(3)</sup>	-40	150	°C
T <sub>stg</sub>	Storage temperature	-65	150	°C

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

# 5.2 ESD Ratings

			VALUE	UNIT
V	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/ JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub>	Electrostatic discriarge	Charged device model (CDM), per ANSI/ESDA/ JEDEC JS-002 <sup>(2)</sup>	±500	V

<sup>(1)</sup> Level listed above is the passing level per ANSI, ESDA, and JEDEC JS-001. JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

# **5.3 Recommended Operating Conditions**

over operating junction temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V <sub>IN</sub>	Input voltage range	3.0		36	V
V <sub>OUT</sub>	Output voltage range	0.8		22	V
C <sub>IN</sub>	Effective input capacitance range	4.7	22		μF
C <sub>OUT</sub>	Effective output capacitance range	10	100	1000	μF
T <sub>J</sub>	Operating junction temperature	-40		125	°C

<sup>(2)</sup> All voltage values are with respect to network ground terminal.

<sup>(3)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

<sup>(2)</sup> Level listed above is the passing level per EIA-JEDEC JESD22-C101. JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



### **5.4 Thermal Information**

THERMAL METRIC <sup>(1)</sup>		TPSM852892	
		RCM (QFN-FCMOD)	UNIT
		71 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	20.8 (2)	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	N/A <sup>(3)</sup>	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	N/A <sup>(3)</sup>	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

# 5.5 Electrical Characteristics

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SU	PPLY					
V <sub>IN</sub>	Input voltage range		3.0		36	V
\ /		V <sub>IN</sub> rising	2.8	2.9	3.0	V
$V_{VIN\_UVLO}$	Under voltage lockout threshold	V <sub>IN</sub> falling	2.6	2.65	2.7	V
Ι <sub>Q</sub>	Quiescent current into VIN pin	IC enabled, no load, no switching. $V_{IN}$ = 3.0V to 24V, $V_{OUT}$ = 0.8V, $V_{FB}$ = $V_{REF}$ + 0.1V, $R_{FSW}$ =49.9k $\Omega$ , Tj up to 125°C		760	860	μА
	Quiescent current into VOUT pin	IC enabled, no load, no switching, $V_{IN}$ = 3.0V, $V_{OUT}$ = 3V to 20V, $V_{FB}$ = $V_{REF}$ + 0.1V, $R_{FSW}$ =49.9k $\Omega$ , Tj up to 125°C		760	860	μА
I <sub>SD</sub>	Shutdown current into VIN pin	IC disabled, V <sub>IN</sub> = 3.0V to 14V, Tj up to 125°C, EXTVCC pin floating		0.8	3	μA
V <sub>CC</sub>	Internal regulator output	I <sub>VCC</sub> = 50mA, V <sub>IN</sub> = 8V, V <sub>OUT</sub> = 20V	5.05	5.2	5.45	V
EN/UVLO						
V <sub>EN_H</sub>	EN Logic high threshold	V <sub>CC</sub> = 3.0V to 5.5V			1.15	V
V <sub>EN_L</sub>	EN Logic low threshold	V <sub>CC</sub> = 3.0V to 5.5V	0.4			V
V <sub>EN_HYS</sub>	Enable threshold hysteresis	V <sub>CC</sub> = 3.0V to 5.5V	0.04			V
V <sub>UVLO</sub>	UVLO rising threshold at the EN/UVLO pin	V <sub>CC</sub> = 3.0V to 5.5V	1.20	1.23	1.26	V
V <sub>UVLO_HYS</sub>	UVLO threshold hysteresis	V <sub>CC</sub> = 3.0V to 5.5V		10		mV
I <sub>UVLO</sub>	Sourcing current at the EN/UVLO pin	V <sub>UVLO</sub> = 1.3V	4.4	5	5.6	μΑ
OUTPUT					<u>'</u>	
V <sub>OUT</sub>	Output voltage range		0.8		22	V
V <sub>OVP</sub>	Output overvoltage protection threshold		22.5	23.5	24.5	V
V <sub>OVP_HYS</sub>	Over voltage protection hysteresis			1		V
I <sub>FB_LKG</sub>	Leakage current at FB pin	Tj up to 125°C			100	nA
I <sub>VOUT_LKG</sub>	Leakage current into VOUT pin	IC disabled, V <sub>OUT</sub> = 20V, V <sub>SW2</sub> = 0V, Tj up to 125°C		1	20	μΑ
REFERENC	E VOLTAGE				<u> </u>	
V <sub>REF</sub>	Reference voltage at the FB pin		1.188	1.2	1.212	V
POWER SW	итсн				I	

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

<sup>(2)</sup> Measured on TPSM852892EVM-136, 4-layer, 2-oz/1-oz/2-oz copper 91-mmx66-mm PCB.

<sup>(3)</sup> Not applicable to an EVM.



# **5.5 Electrical Characteristics (continued)**

 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Low-side MOSFET on resistance on					
	buck side	V <sub>OUT</sub> = 20V, V <sub>CC</sub> =5.2V		22		mΩ
R <sub>DS(on)</sub>	High-side MOSFET on resistance on buck side	V <sub>OUT</sub> = 20V, V <sub>CC</sub> =5.2V		14		mΩ
20(011)	Low-side MOSFET on resistance on boost side	V <sub>OUT</sub> = 20V, V <sub>CC</sub> =5.2V		11		mΩ
	High-side MOSFET on resistance on boost side	V <sub>OUT</sub> = 20V, V <sub>CC</sub> =5.2V		11		mΩ
INTERNAL	СГОСК	1	,			
	Constability for any and any	R <sub>FSW</sub> =49.9k	360	400	440	kHz
f <sub>SW</sub>	Switching frequency	R <sub>FSW</sub> =20k	900	1000	1100	kHz
t <sub>OFF_min</sub>	Min. off time	Boost mode		90	145	ns
t <sub>ON_min</sub>	Min. on time	Buck mode		90	130	ns
V <sub>FSW</sub>	Voltage at FSW pin			1		V
CURRENT I	LIMIT				•	
I <sub>LIM_AVG</sub>	Average inductor current limit	TPSM852892, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 9V, F <sub>SW</sub> = 400kHz, V <sub>CC</sub> = 5.2V	5	6	7	А
I <sub>LIM_PK_H</sub>	Peak inductor current limit at high side	TPSM852892, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 9V, F <sub>SW</sub> = 400kHz		9		А
I <sub>LIM_PK_L</sub>	Peak inductor current limit at low side	TPSM852892, V <sub>IN</sub> = 12V, V <sub>OUT</sub> = 9V, F <sub>SW</sub> = 400kHz		9		Α
V <sub>SNS</sub>	Current loop regulation voltage between ISP and ISN pin		48	50	52	mV
CABLE VOI	LTAGE DROP COMPENSATION					
		$R_{CDC}$ = 20kΩ or floating, $V_{ISP} - V_{ISN}$ = 50mV	0.95	1	1.05	V
V <sub>CDC</sub>	Voltage at the CDC pin	$R_{CDC}$ = 20kΩ or floating, $V_{ISP} - V_{ISN}$ = 2mV		40	75	mV
		External output feedback, R <sub>CDC</sub> = 20kΩ, V <sub>ISP</sub> – V <sub>ISN</sub> = 50mV	7.23	7.5	7.87	μΑ
I <sub>FB_CDC</sub>	FB pin sinking current	External output feedback, R <sub>CDC</sub> = 20kΩ, V <sub>ISP</sub> – V <sub>ISN</sub> = 0mV		0	0.3	μΑ
		External output feedback, R <sub>CDC</sub> = floating, V <sub>ISP</sub> – V <sub>ISN</sub> = 50mV		0	0.3	μΑ
ERROR AM	PLIFIER				1	
I <sub>SINK</sub>	COMP pin sink current	$V_{FB} = V_{REF} + 400$ mV, $V_{COMP} = 1.5$ V, $V_{CC} = 5$ V		20		μΑ
I <sub>SOURCE</sub>	COMP pin source current	$V_{FB} = V_{REF} - 400$ mV, $V_{COMP} = 1.5$ V, $V_{CC} = 5$ V		60		μΑ
V <sub>CCLPH</sub>	High clamp voltage at the COMP pin	FPWM mode, V <sub>OUT</sub> = 1.8V to 22V		1.23		V
V <sub>CCLPL</sub>	Low clamp voltage at the COMP pin	FPWM mode		0.7		V
G <sub>EA</sub>	Error amplifier transconductance		,	190		μA/V
SOFT STAR	RT	-			1	
t <sub>SS</sub>	Soft-start time		2.4	3.6	5.0	ms
SPREAD SE	PECTRUM				'	
I <sub>DITH_CHG</sub>	Dithering charge current	$V_{DITH/SYNC}$ = 1.0V; R <sub>FSW</sub> =49.9kΩ; voltage rising from 0.9V		2		μΑ
I <sub>DITH_DIS</sub>	Dithering discharge current	$V_{DITH/SYNC}$ = 1.0V; $R_{FSW}$ =49.9kΩ; voltage falling from 1.1V		2		μΑ
	- 1	1			-	



# **5.5 Electrical Characteristics (continued)**


 $T_J$  = -40°C to 125°C,  $V_{IN}$  = 12 V and  $V_{OUT}$  = 20 V. Typical values are at  $T_J$  = 25°C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>DITH_H</sub>	Dither high threshold			1.07		V
V <sub>DITH_L</sub>	Dither low threshold			0.93		V
	IOUS CLOCK					
V <sub>SNYC_H</sub>	Sync clock high voltage threshold				1.2	V
V <sub>SYNC_L</sub>	Sync clock low voltage threshold		0.4			V
t <sub>SYNC_MIN</sub>	Minimum sync clock pulse width		50			ns
HICCUP	1					
t <sub>HICCUP</sub>	Hiccup off time			76		ms
MODE						
V <sub>MODE</sub>	MODE logic high threshold	V <sub>CC</sub> = 3V to 5.5V			1.2	V
V <sub>MODE</sub>	MODE logic low threshold	V <sub>CC</sub> = 3V to 5.5V	0.4			V
EXTVCC						
V <sub>EXTVCC</sub>	EXTVCC Logic high threshold	V <sub>CC</sub> = 3V to 5.5V			1.2	V
V <sub>EXTVCC</sub>	EXTVCC Logic Low threshold	V <sub>CC</sub> = 3V to 5.5V	0.4			V
Power Goo	d		<u> </u>		<u> </u>	
I <sub>PG_H</sub>	Leakage current into PG pin when outputting high impedance	V <sub>PG</sub> = 5V			100	nA
V <sub>PG_L</sub>	Output low voltage range of the PG pin	Sinking 4mA current		0.1	0.2	V
Current Lin	nit Indication				,	
I <sub>CC_H</sub>	Leakage current into CC pin when outputting high impedance	V <sub>CC</sub> = 5 V			100	nA
V <sub>CC_L</sub>	Output low voltage range of the CC pin	Sinking 4-mA current		0.1	0.2	V
PROTECTIO	ON					
T <sub>SD</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		175		°C
T <sub>SD_HYS</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling below Tsd		20		°C




# 5.6 Typical Characteristics

 $V_{IN}$  = 12V,  $T_A$  = 25°C,  $f_{SW}$  = 400kHz, unless otherwise noted






# 5.6 Typical Characteristics (continued)





# **5.6 Typical Characteristics (continued)**





# 6 Detailed Description

#### 6.1 Overview

The TPSM852892 is a 6A buck-boost DC-to-DC module with the four MOSFETs and power inductor integrated. The TPSM852892 can operate over a wide range of 3.0V to 36V input voltage and an output voltage of 0.8V to 22V. According to the input voltage and the set output voltage, the operation of device can transit among buck mode, buck-boost mode, and boost mode smoothly. The TPSM852892 operates in buck mode when the input voltage is greater than the output voltage and in boost mode when the input voltage is less than the output voltage. When the input voltage is close to the output voltage, the TPSM852892 operates in one-cycle buck and one-cycle boost mode alternately.

The TPSM852892 uses an average current mode control scheme. Current mode control provides simplified loop compensation, rapid response to the load transients, and inherent line voltage rejection. An error amplifier compares the feedback voltage with the internal reference voltage. The output of the error amplifier determines the average inductor current.

An internal oscillator can be configured to operate over a wide range of frequency from 400kHz to 1MHz. The internal oscillator can also synchronize to an external clock applied to the DITH/SYNC pin. To minimize EMI, the TPSM852892 can dither the switching frequency at  $\pm 7\%$  of the set frequency.

The TPSM852892 works in fixed-frequency PWM mode at moderate to heavy load currents. In light load condition, the TPSM852892 can be configured to automatically transition to PFM mode or be forced in PWM mode.

The TPSM852892 provides average inductor current limit of 6A typically. In addition, it provides cycle-by-cycle peak inductor current limit during transient to protect the device against overcurrent condition beyond the capability of the device.

A precision voltage threshold of 1.23V with 5µA sourcing current at the EN/UVLO pin supports programmable input undervoltage lockout (UVLO) with hysteresis. The output overvoltage protection (OVP) feature turns off the high-side FETs to prevent damage to the devices powered by the TPSM852892.


The device provides hiccup mode option to reduce the heating in the power components when output short circuit happens. The TPSM852892 turns off for 76ms and restarts at soft start-up.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# **6.2 Functional Block Diagram**



# 6.3 Feature Description

### 6.3.1 VCC Power Supply

An internal LDO to supply the TPSM852892 outputs regulated 5.2V voltage at the VCC pin. When  $V_{IN}$  is less than  $V_{OUT}$ , the internal LDO selects the power supply source by comparing  $V_{IN}$  to a rising threshold of 6.2V with 0.3V hysteresis. When  $V_{IN}$  is higher than 6.2V, the supply for LDO is  $V_{IN}$ . When  $V_{IN}$  is lower than 5.9V, the supply for LDO is  $V_{OUT}$ . When  $V_{OUT}$  is less than  $V_{IN}$ , the internal LDO selects the power supply source by comparing  $V_{OUT}$  to a rising threshold of 6.2V with 0.3V hysteresis. When  $V_{OUT}$  is higher than 6.2V, the supply for LDO is  $V_{OUT}$ . When  $V_{OUT}$  is lower than 5.9V, the supply for LDO is  $V_{IN}$ . Table 6-1 shows the supply source selection for the internal LDO.

Table 6-1. V<sub>CC</sub> Power Supply Logic

V <sub>IN</sub>	V <sub>OUT</sub>	INPUT for V <sub>CC</sub> LDO
V <sub>IN</sub> > 6.2V	V <sub>OUT</sub> > V <sub>IN</sub>	V <sub>IN</sub>
V <sub>IN</sub> < 5.9V	V <sub>OUT</sub> > V <sub>IN</sub>	V <sub>OUT</sub>
V <sub>IN</sub> > V <sub>OUT</sub>	V <sub>OUT</sub> > 6.2V	V <sub>OUT</sub>
V <sub>IN</sub> > V <sub>OUT</sub>	V <sub>OUT</sub> < 5.9V	V <sub>IN</sub>

# 6.3.2 EXTVCC Power Supply

To minimize the power dissipation of the internal LDO when both input voltage and output voltage are high, an external 5V power source can be applied at the VCC pin to supply the TPSM852892. The external 5V power supply must have at least 100mA output current capability and must be within the 4.75V to 5.5V regulation range. When the EXTVCC pin is connected to logic low, the device selects the external power supply to supply the device through VCC pin. When the EXTVCC pin is connected to logic high or is left floating, the device selects internal LDO.

#### 6.3.3 Input Undervoltage Lockout

When the input voltage is below 2.6V, the TPSM852892 is disabled. When the input voltage is above 3V, the TPSM852892 can be enabled by pulling the EN pin to a high voltage above 1.3V.

#### 6.3.4 Enable and Programmable UVLO

The TPSM852892 has a dual function enable and undervoltage lockout (UVLO) circuit. When the input voltage at the VIN pin is above the input UVLO rising threshold of 3V and the EN/UVLO pin is pulled above 1.15V but less than the enable UVLO threshold of 1.23V, the TPSM852892 is enabled but still in standby mode. The TPSM852892 starts to detect the MODE pin logic status.

The EN/UVLO pin has an accurate UVLO voltage threshold to support programmable input undervoltage lockout with hysteresis. When the EN/UVLO pin voltage is greater than the UVLO threshold of 1.23V, the TPSM852892 is enabled and switching operation. A hysteresis current I<sub>UVLO\_HYS</sub> is sourced out of the EN/UVLO pin to provide hysteresis that prevents on/off chattering in the presence of noise with a slowly changing input voltage.

By using resistor divider as shown in Figure 6-1, the turn on threshold is calculated using Equation 1.

$$V_{IN(UVLO\_ON)} = V_{UVLO} \times (1 + \frac{R1}{R2}) \tag{1}$$

where

V<sub>UVLO</sub> is the UVLO threshold of 1.23V at the EN/UVLO pin

The hysteresis between the UVLO turn on threshold and turnoff threshold is set by the upper resistor in the EN/UVLO resistor divider and is given by the Equation 2.

$$\Delta V_{IN(UVLO)} = I_{UVLO\_HYS} \times R1 \tag{2}$$



#### where

• I<sub>UVLO\_HYS</sub> is the sourcing current from the EN/UVLO pin when the voltage at the EN/UVLO pin is above V<sub>UVLO</sub>




Figure 6-1. Programmable UVLO With Resistor Divider at the EN/UVLO Pin

Using an NMOSFET together with a resistor divider can implement both logic enable and programmable UVLO as shown in Figure 6-2. The EN logic high level must be greater than enable threshold plus the  $V_{th}$  of the NMOSFET Q1. The Q1 also eliminates the leakage current from VIN to ground through the UVLO resistor divider during shutdown mode.




Figure 6-2. Logic Enable and Programmable UVLO

### 6.3.5 Soft Start

When the input voltage is above the UVLO threshold and the voltage at the EN/UVLO pin is above the enable UVLO threshold, the TPSM852892 starts to ramp up the output voltage by ramping an internal reference voltage from 0V to 1.2V within 3.6ms.



#### 6.3.6 Shutdown

When the EN/UVLO pin voltage is pulled below 0.4V, the TPSM852892 is in shutdown mode, and all functions are disabled.

#### 6.3.7 Switching Frequency

The TPSM852892 uses a fixed frequency average current control scheme. The switching frequency is between 400kHz and 1MHz set by placing a resistor at the FSW pin. An internal amplifier holds this pin at a fixed voltage of 1V. The setting resistance is between a maximum of  $49.9k\Omega$  and a minimum of  $20k\Omega$ . Use Equation 3 to calculate the resistance by a given switching frequency.

$$f_{SW} = \frac{1000}{0.05 \times R_{FSW} + 35} \,(\text{MHz}) \tag{3}$$

where

•  $R_{FSW}$  is the resistance at the FSW pin ( $\Omega$ )

For noise-sensitive applications, the TPSM852892 can be synchronized to an external clock signal applied to the DITH/SYNC pin. The duty cycle of the external clock is recommended in the range of 30% to 70%. A resistor also must be connected to the FSW pin when the TPSM852892 is switching by the external clock. The external clock frequency at the DITH/SYNC pin must have lower than 0.4V low level voltage and must be within ±30% of the corresponding frequency set by the resistor. Figure 6-3 is a recommended configuration.




Figure 6-3. External Clock Configuration

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

### 6.3.8 Switching Frequency Dithering

The TPSM852892 provides an optional switching frequency dithering that is enabled by connecting a capacitor from the DITH/SYNC pin to ground. Figure 6-4 illustrates the dithering circuit. By charging and discharging the capacitor, a triangular waveform centered at 1V is generated at the DITH/SYNC pin. The triangular waveform modulates the oscillator frequency by  $\pm 7\%$  of the nominal frequency set by the resistance at the FSW pin. The capacitance at the DITH/SYNC pin sets the modulation frequency. A small capacitance modulates the oscillator frequency at a faster rate than a large capacitance. For the dithering circuit to effectively reduce peak EMI, the modulation rate normally is below 1kHz. Equation 4 calculates the capacitance required to set the modulation frequency,  $F_{MOD}$ .

$$C_{DITH} = \frac{1}{2.8 \times R_{FSW} \times F_{MOD}} (F) \tag{4}$$

#### where

- $R_{FSW}$  is the switching frequency setting resistance ( $\Omega$ ) at the FSW pin
- F<sub>MOD</sub> is the modulation frequency (Hz) of the dithering

Connecting the DITH/SYNC pin below 0.4V or above 1.2V disables switching frequency dithering. The dithering function also is disabled when an external synchronous clock is used.




Figure 6-4. Switching Frequency Dithering

#### 6.3.9 Inductor Current Limit

The TPSM852892 implements both peak current and average inductor current limit. The average current mode control loop uses the current sense information at the high-side MOSFET of the boost leg to clamp the maximum average inductor current to 6A (typical).

Besides the average current limit, a peak current limit protection is implemented during transient to protect the device against over current condition beyond the capability of the device.

# 6.3.10 Internal Charge Path

Each of the two high-side MOSFET drivers is biased from its floating bootstrap capacitor, which is normally re-charged by  $V_{CC}$  through both the external and internal bootstrap diodes when the low-side MOSFET is turned on. When the TPSM852892 operates exclusively in the buck or boost regions, one of the high-side MOSFETs is constantly on. An internal charge path, from VOUT and BOOT2 to BOOT1 or from VIN and BOOT1 to BOOT2, charges the bootstrap capacitor to  $V_{CC}$  so that the high-side MOSFET remains on.

#### 6.3.11 Output Voltage Setting

TPSM852892 output voltage is configured with feedback resistors as shown in Figure 6-5. Use Equation 5 to calculate the output voltage with the reference voltage at the FB pin.






Figure 6-5. Output Voltage Setting

TI recommends using  $100k\Omega$  for the up resistor R<sub>FB UP</sub>. The reference voltage V<sub>REF</sub> is 1.2V.

#### 6.3.12 Output Current Monitoring and Cable Voltage Droop Compensation

The TPSM852892 outputs a voltage at the CDC pin proportional to the sensed voltage across a output current sensing resistor between the ISP pin and the ISN pin. Equation 6 shows the exact voltage at the CDC pin related to the sensed output current.

$$V_{CDC} = 20 \times (V_{ISP} - V_{ISN}) \tag{6}$$

To compensate the voltage droop across a cable from the output of the USB port to its powered device, the TPSM852892 can lift its output voltage in proportion to the load current by placing a resistor between the CDC pin and AGND pin.

The output voltage rises in proportion to the current sourcing from the CDC pin through the resistor at the CDC pin. It is recommended to use  $100k\Omega$  resistance for the up resistor of the feedback resistor divider. Equation 7 shows the output voltage rise related to the sensed output current, the resistance at the CDC pin, and the up resistor of the output voltage feedback resistor divider.

$$V_{OUT\_CDC} = 3 \times R_{FB\_UP} \times (\frac{V_{ISP} - V_{ISN}}{R_{CDC}})$$
(7)

where

- R<sub>FB UP</sub> is the up resistor of the resistor divider between the output and the FB pin
- R<sub>CDC</sub> is the resistor at the CDC pin

When  $R_{FB\_UP}$  is 100k $\Omega$ , the output voltage rise versus the sensed output current and the resistor at the CDC pin is shown in Figure 6-6.






Figure 6-6. Output Voltage Rise versus Output Current

#### 6.3.13 Output Current Limit

The output current limit is programmable by placing a current sensing resistor between the ISP pin and ISN pin. The voltage limit between the ISP pin and the ISN pin is set to 50mV. Thus a smaller resistance gets higher current limit and a larger resistance gets lower current limit.

Connecting the ISP and the ISN pin together to the VOUT pin disables the output current limit because the sensed voltage is always zero.

#### 6.3.14 Overvoltage Protection

The TPSM852892 has output overvoltage protection. When the output voltage at the VOUT pin is detected above 23.5V typically, the TPSM852892 turns off two high-side FETs and turns on two low-side FETs until its output voltage drops the hysteresis value lower than the output overvoltage protection threshold. This function prevents overvoltage on the output and secures the circuits connected to the output from excessive overvoltage.

#### 6.3.15 Output Short Circuit Protection

In addition to the average inductor current limit, the TPSM852892 implements the output short-circuit protection by entering hiccup mode. After soft start-up time of 3.6ms, the TPSM852892 monitors the average inductor current and output voltage. Whenever the output short circuit happens, causing the average inductor current hitting the current limit and the output voltage below 0.8V for 2ms, the TPSM852892 shuts down the switching for 76ms (typical) and then repeats the soft start for 3.6ms. The hiccup mode helps reduce the total power dissipation on the TPSM852892 in the output short-circuit or overcurrent condition.

#### 6.3.16 Power Good

The TPSM852892 integrates a power-good function. The power-good output consists of an open-drain NMOS, requiring an external pullup resistor connect to a suitable voltage supply like VCC. The PG pin goes high after VOUT reaches 95% of the target output voltage. When the output voltage drops below 90% of the target output voltage, the PG pin goes low.

### 6.3.17 Constant Current Output Indication

The TPSM852892 integrates a constant current output indication function. The output of  $\overline{CC}$  pin consists of an open-drain NMOS, requiring an external pullup resistor connect to a suitable voltage supply like VCC. The  $\overline{CC}$  pin goes low with a 128us delay time after the voltage between the ISP pin and the ISN pin reaches to 50mV.

#### 6.3.18 Thermal Shutdown

The TPSM852892 is protected by a thermal shutdown circuit that shuts down the device when the internal junction temperature exceeds 175°C (typical). The internal soft-start circuit is reset when thermal shutdown is triggered. The converter automatically restarts when the junction temperature drops below the thermal shutdown hysteresis of 20°C below the thermal shutdown threshold.



#### 6.4 Device Functional Modes

In light load condition, the TPSM852892 can work in PFM or forced PWM mode to meet different application requirements. PFM mode decreases switching frequency to reduce the switching loss thus it gets high efficiency at light load condition. The FPWM mode keeps the switching frequency unchanged to avoid undesired low switching frequency but the efficiency becomes lower than that of PFM mode.

#### 6.4.1 PWM Mode

When the MODE pin is connected to logic high, the TPSM852892 works in FPWM mode and the switching frequency is unchanged in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to reduce the average inductor current down to deliver less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the switch-off time. The high-side N-MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes its direction after it runs to zero. The power flow is from output side to input side. The efficiency is low in this condition. However, with the fixed switching frequency, there is no audible noise or other problems that are caused by low switching frequency in light load condition.

#### 6.4.2 Power Save Mode

The TPSM852892 improves the efficiency at light load condition with PFM mode. When the MODE pin is connected to logic low, the TPSM852892 can work in PFM mode at light load condition. When the TPSM852892 operates at light load condition, the output of the internal error amplifier decreases to make the inductor peak current down to deliver less power to the load. When the output current further reduces, the current through the inductor decreases to zero during the switch-off time. When the TPSM852892 works in buck mode, once the inductor current becomes zero, the low-side switch of the buck side is turned off to prevent the reverse current from output to ground. When the TPSM852892 works in boost mode, once the inductor current becomes zero, the high side-switch of the boost side is turned off to prevent the reverse current from output to input. The TPSM852892 resumes switching until the output voltage drops. Thus PFM mode reduces switching cycles and eliminates the power loss by the reverse inductor current to get high efficiency in light load condition.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



# 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

# 7.1 Application Information

The TPSM852892 can operate over a wide range of 3.0V to 36V input voltage and output 0.8V to 22V. The TPSM852892 can transition among buck mode, buck-boost mode, and boost mode smoothly according to the input voltage and the setting output voltage. The TPSM852892 operates in buck mode when the input voltage is greater than the output voltage and in boost mode when the input voltage is less than the output voltage. When the input voltage is close to the output voltage, the TPSM852892 operates in one-cycle buck and one-cycle boost mode alternately. The switching frequency is set by an external resistor. To reduce the switching power loss in high power conditions, it is recommended to set the switching frequency below 600kHz.

# 7.2 Typical Application




Figure 7-1. 12V Power Supply With 9V to 36V Input Voltage

### 7.2.1 Design Requirements

The design parameters are listed in Table 7-1:

Table 7-1. Design Parameters

PARAMETERS	VALUES			
Input voltage	9V to 36V			
Output voltage	12V			
Output current limit	3A			
Output voltage ripple	±50mV			
Operating mode at light load	FPWM			

# 7.2.2 Detailed Design Procedure

#### 7.2.2.1 Switching Frequency

The switching frequency of the TPSM852892 is set by a resistor at the FSW pin. Use Equation 3 to calculate the resistance for the desired frequency. To reduce the switching power loss with such a high current application, a 1% standard resistor of  $49.9k\Omega$  is selected for 400kHz switching frequency for this application.

#### 7.2.2.2 Output Voltage Setting

The output voltage is set by an external resistor divider (R1, R2 in the Figure 7-1 circuit diagram). When the output voltage is regulated, the typical voltage at the FB pin is  $V_{REF}$ . The value of R2 is then calculated as Equation 8:

$$R2 = \frac{R1}{\left(\frac{V_{OUT}}{V_{REF}} - 1\right)} \tag{8}$$

#### 7.2.2.3 Input Capacitor

In buck mode, the input capacitor supplies high ripple current. The RMS current in the input capacitors is given by Equation 14.

$$I_{CIN(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT} \times (V_{IN} - V_{OUT})}{V_{IN} \times V_{IN}}}$$
(9)

where

- I<sub>CIN(RMS)</sub> is the RMS current through the input capacitor
- I<sub>OUT</sub> is the output current

The maximum RMS current occurs at the output voltage is half of the input voltage, which gives  $I_{CIN(RMS)} = I_{OUT} / 2$ . Ceramic capacitors are recommended for their low ESR and high ripple current capability. A total of  $20\mu F$  effective capacitance is a good starting point for this application. Add a  $0.1\mu F/0402$  package ceramic capacitor and place it close to VIN pin and GND pin to suppress high frequency noise which helps improve EMI performance. Add one aluminum electrolytic capacitor with a typical value of  $100\mu F$  for stabilized input DC voltage during transient occasions.

#### 7.2.2.4 Output Capacitor

In boost mode, the output capacitor conducts high ripple current. The output capacitor RMS ripple current is given by Equation 15, where the minimum input voltage and the maximum output voltage correspond to the maximum capacitor current.

$$I_{COUT(RMS)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN}}} - 1$$
(10)

where

- I<sub>COUT(RMS)</sub> is the RMS current through the output capacitor
- I<sub>OUT</sub> is the output current

In this example, the maximum output ripple RMS current is 1.7A.

The ESR of the output capacitor causes an output voltage ripple given by Equation 16 in boost mode.

$$V_{RIPPLE(ESR)} = \frac{I_{OUT} \times V_{OUT}}{V_{IN}} \times R_{COUT}$$
(11)

where

R<sub>COUT</sub> is the ESR of the output capacitance

The capacitance also causes a capacitive output voltage ripple given by Equation 17 in boost mode. When input voltage reaches the minimum value and the output voltage reaches the maximum value, there is the largest output voltage ripple caused by the capacitance.

$$V_{RIPPLE(CAP)} = \frac{I_{OUT} \times \left(1 - \frac{V_{IN}}{V_{OUT}}\right)}{C_{OUT} \times f_{SW}}$$
(12)

Typically, a combination of ceramic capacitors and bulk electrolytic capacitors is needed to provide low ESR, high ripple current, and small output voltage ripple. From the required output voltage ripple, use Equation 16 and Equation 17 to calculate the minimum required effective capacitance of the  $C_{OUT}$ .

Add a 0.1µF/0402 package ceramic capacitor and place it close to VOUT pin and GND pin to suppress high frequency noise which helps improve EMI performance.

#### 7.2.2.5 Output Current Limit

The output current limit is implemented by putting a current sense resistor between the ISP and ISN pins. The value of the limit voltage between the ISP and ISN pins is 50mV. The current sense resistor between the ISP and ISN pins is selected to specify that the output current limit is set high enough for output. The output current limit setting resistor is given by Equation 18.

$$R_{SNS} = \frac{V_{SNS}}{I_{OUT\_LIMIT}}$$
 (13)

where

- · V<sub>SNS</sub> is the current limit setting voltage between the ISP and ISN pins
- I<sub>OUT LIMIT</sub> is the desired output current limit

Because the power dissipation is large, make sure the current sense resistor has enough power dissipation capability with large package.

# 7.2.2.6 Loop Stability

The TPSM852892 uses average current control scheme. The inner current loop uses internal compensation. The outer voltage loop requires an external compensation. The COMP pin is the output of the internal voltage error amplifier. An external compensation network comprised of resistor and ceramic capacitors is connected to the COMP pin.

The TPSM852892 operates in buck mode or boost mode. Therefore, both buck and boost operating modes require loop compensations. The restrictive one of both compensations is selected as the overall compensation from a loop stability point of view. Typically for a converter designed either work in buck mode or boost mode, the boost mode compensation design is more restrictive due to the presence of a right half plane zero (RHPZ).



The power stage in boost mode can be modeled by Equation 19.

$$G_{PS}(s) = \frac{R_{LOAD} \times (1-D)}{2 \times R_{SENSE}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{ESRZ}}\right) \times \left(1 - \frac{s}{2\pi \times f_{RHPZ}}\right)}{1 + \frac{s}{2\pi \times f_{P}}}$$

$$(14)$$

#### where

- R<sub>I OAD</sub> is the output load resistance
- · D is the switching duty cycle in boost mode
- R<sub>SENSE</sub> is the equivalent internal current sense resistor, which is 0.055Ω

The power stage has two zeros and one pole generated by the output capacitor and load resistance. Use Equation 15 to Equation 22 to calculate them.

$$f_{P} = \frac{2}{2\pi \times R_{LOAD} \times C_{OUT}}$$
 (15)

$$f_{ESRZ} = \frac{1}{2\pi \times R_{COUT} \times C_{OUT}}$$
 (16)

$$f_{RHPZ} = \frac{R_{LOAD} \times (1-D)^2}{2\pi \times L} \tag{17}$$

The internal transconductance amplifier together with the compensation network at the COMP pin constitutes the control portion of the loop. The transfer function of the control portion is shown by Equation 23.

$$G_{C}(s) = \frac{G_{EA} \times R_{EA} \times V_{REF}}{V_{OUT}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{COMZ}}\right)}{\left(1 + \frac{s}{2\pi \times f_{COMP1}}\right) \times \left(1 + \frac{s}{2\pi \times f_{COMP2}}\right)}$$
(18)

#### where

- G<sub>EA</sub> is the transconductance of the error amplifier
- R<sub>EA</sub> is the output resistance of the error amplifier
- · V<sub>REF</sub> is the reference voltage input to the error amplifier
- V<sub>OUT</sub> is the output voltage
- f<sub>COMP1</sub> and f<sub>COMP2</sub> are frequency of the pole of the compensation network
- f<sub>COMZ</sub> is the zero's frequency of the compensation network

The total open-loop gain is the product of  $G_{PS}(s)$  and  $G_{C}(s)$ . The next step is to choose the loop crossover frequency,  $f_{C}$ , at which the total open-loop gain is 1, namely 0dB. The higher in frequency that the loop gain stays above 0dB before crossing over, the faster the loop response. It is generally accepted that the loop gain cross over 0dB at the frequency no higher than the lower of either 1/10 of the switching frequency,  $f_{SW}$  or 1/5 of the RHPZ frequency,  $f_{RHPZ}$ .

Then, set the value of R<sub>C</sub>, C<sub>C</sub>, and C<sub>P</sub> by Equation 24 to Equation 26.

$$R_{C} = \frac{2\pi \times V_{OUT} \times R_{SENSE} \times C_{OUT} \times f_{C}}{(1-D) \times V_{REF} \times G_{EA}}$$
(19)

#### where

f<sub>C</sub> is the selected crossover frequency




$$C_{C} = \frac{R_{LOAD} \times C_{OUT}}{2 \times R_{C}}$$
 (20)

$$C_{P} = \frac{R_{COUT} \times C_{OUT}}{R_{C}}$$
 (21)

If the calculated C<sub>P</sub> is less than 10pF, it can be left open.

Designing the loop for greater than 45° of phase margin and greater than 10dB gain margin eliminates output voltage ringing during the line and load transient.

# 7.2.3 Application Curves





# 7.2.3 Application Curves (continued)




Figure 7-8. Start-up Waveforms in  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $R_{LOAD}$  = 2.5 $\Omega$ , FPWM




Figure 7-9. Shutdown Waveforms in  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $R_{LOAD}$  = 2.5 $\Omega$ , FPWM




Figure 7-10. Line Transient Waveforms in  $V_{IN}$  = 9V to 20V,  $V_{OUT}$  = 12V,  $I_{O}$  = 2A with 200 $\mu$ s Slew Rate, FPWM




Figure 7-11. Load Transient Waveforms in  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $I_{O}$  = 0A to 2A with 20 $\mu$ s Slew Rate, FPWM





Figure 7-12. Output Current Limit Waveforms in  $V_{IN}$  = 12V,  $V_{OUT}$  = 5V,  $R_{LOAD}$  = 0.8 $\Omega$ ,  $R_{SNS}$  = 10m $\Omega$ , FPWM






Figure 7-14. CISPR 32 Class B Conducted Emissions in  $V_{IN}$  = 12V,  $V_{OUT}$  = 9V,  $R_{LOAD}$  = 3 $\Omega$ , FPWM, Spread Spectrum enabled




Figure 7-15. CISPR 32 Class B Radiated Emissions - Horizontal in  $V_{IN}$  = 12V,  $V_{OUT}$  = 9V,  $R_{LOAD}$  = 3 $\Omega$ , FPWM, Spread Spectrum enabled



# 7.2.3 Application Curves (continued)




Figure 7-16. CISPR 32 Class B Radiated Emissions - Vertical in  $V_{IN}$  = 12V,  $V_{OUT}$  = 9V,  $R_{LOAD}$  = 3 $\Omega$ , FPWM, Spread Spectrum enabled




Figure 7-17. CISPR 32 Class B Conducted Emissions in  $V_{IN}$  = 12V,  $V_{OUT}$  = 12V,  $R_{LOAD}$  = 6 $\Omega$ , FPWM, Spread Spectrum enabled




Figure 7-18. CISPR 32 Class B Radiated Emissions - Horizontal in  $V_{IN}$  = 12V,  $V_{OUT}$  = 12V,  $R_{LOAD}$  =  $6\Omega$ , FPWM, Spread Spectrum enabled




Figure 7-19. CISPR 32 Class B Radiated Emissions - Vertical in  $V_{\text{IN}}$  = 12V,  $V_{\text{OUT}}$  = 12V,  $R_{\text{LOAD}}$  =  $6\Omega$ , FPWM, Spread Spectrum enabled




Figure 7-20. CISPR 32 Class B Conducted Emissions in  $V_{IN}$  = 12V,  $V_{OUT}$  = 15V,  $R_{LOAD}$  = 10 $\Omega,$  FPWM, Spread Spectrum enabled




Figure 7-21. CISPR 32 Class B Radiated Emissions - Horizontal in  $V_{IN}$  = 12V,  $V_{OUT}$  = 15V,  $R_{LOAD}$  = 10 $\Omega$ , FPWM, Spread Spectrum enabled



# 7.2.3 Application Curves (continued)




Figure 7-22. CISPR 32 Class B Radiated Emissions - Vertical in V<sub>IN</sub> = 12V, V<sub>OUT</sub> = 15V, R<sub>LOAD</sub> = 10Ω, FPWM, Spread Spectrum enabled



# 7.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3.0V to 36V. This input supply must be well regulated. If the input supply is located more than a few inches from the converter, additional bulk capacitance can be required in addition to the ceramic bypass capacitors. A typical choice is an aluminum electrolytic capacitor with a value of 100µF.

### 7.4 Layout


# 7.4.1 Layout Guidelines

As for all switching power supplies, especially those running at high switching frequency and high currents, layout is an important design step. If layout is not carefully done, the regulator can suffer from instability and noise problems.

- 1. Place the 0.1µF small package (0402) ceramic capacitors close to the VIN/VOUT pins to minimize high frequency current loops, which improves the radiation of high-frequency noise (EMI) and efficiency.
- 2. Use multiple GND vias near PGND pin to connect the PGND to the internal ground plane, which also improves thermal performance.
- 3. Minimize the SW1 and L1, SW2 and L2 loop areas as these are high dv/dt nodes. Use a ground plane under the switching regulator to minimize interplane coupling.
- 4. Use Kelvin connections to RSENSE for the current sense signals ISP and ISN and run lines in parallel from the RSENSE terminals to the IC pins. Place the filter capacitor for the current sense signal as close to the IC pins as possible.
- 5. Place the VCC capacitor close to the IC with wide and short trace. The GND terminal of the VCC capacitor is directly connected with PGND plane through three to four vias.
- 6. Isolate the power ground from the analog ground. The PGND plane and AGND plane are connected at the terminal of the VCC capacitor. Thus the noise caused by the MOSFET driver and parasitic inductance does not interface with the AGND and internal control circuit.
- 7. Place the compensation components as close to the COMP pin as possible. Keep the compensation components, feedback components, and other sensitive analog circuitry far away from the power components and high-current trace to prevent noise coupling into the analog signals.
- 8. To improve thermal performance, it is recommended to use thermal vias beneath the TPSM852892 connecting the VIN pin to a large VIN area, and the VOUT pin to a large VOUT area separately.



# 7.4.2 Layout Example



--- trace on bottom layer

AGND plane on an inner layer

The first inner layer is the PGND plane

Figure 7-23. Layout Example



# 8 Device and Documentation Support

# 8.1 Device Support

## 8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

# 8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

# 8.3 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.4 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

# 8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 8.6 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

# 9 Revision History

DATE	REVISION	NOTES		
December 2025	*	Initial Release		

# 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 13-Dec-2025

#### PACKAGING INFORMATION

Orderable part numl	oer Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPSM852892RCMI	R Active	Production	QFN-FCMOD (RCM)   71	750   LARGE T&R	In-Work	NIPDAU	Level-3-250C-168 HR	-40 to 125	T852892

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

# QFN-FCMOD - 4 mm max height

PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale, TI's General Quality Guidelines, or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2025, Texas Instruments Incorporated

Last updated 10/2025