TPS92663A-Q1 High-brightness LED Matrix Manager for Automotive Headlight Systems

1 Features

- AEC-Q100 qualified for automotive applications
  - Device temperature grade 1: –40°C to 125°C T_A
  - Device HBM classification level: H1C
  - Device CDM classification level: C5
- Input voltage range: 4.5 V to 60 V
- Six integrated bypass switches
  - Two sub-strings of three series switches
  - 20-V (maximum) across switch
  - 62-V (maximum) switch to GND
- Multi-drop UART communication interface
  - Up to 16 addressable devices
  - Integrates on same bus with TPS92662A-Q1
- Compatible with CAN physical layer
  - Minimum number of wires in cable harness
- 8-bit ADC with two MUX inputs
- Crystal oscillator driver
- Programmable 10-bit PWM dimming
  - Individual phase shift and pulse width
  - Device-to-device synchronization
- LED open and short detection and protection

2 Applications

- Automotive headlight systems
- High-brightness LED matrix systems
- ADB or glare-free high beam
- Sequential turn and animated daytime running lights

3 Description

The TPS92663A-Q1 LED matrix manager device enables fully dynamic adaptive lighting solutions by providing individual pixel-level LED control.

The device includes two sub-strings of three series-connected integrated switches for bypassing individual LEDs. The individual sub-strings allow the device to accept either single or multiple current sources. It also allows a parallel connection of two switches to bypass high-current LEDs.

A primary microcontroller controls and manages the TPS92663A-Q1 devices via a multi-drop universal asynchronous receiver transmitter (UART) serial interface. The serial interface supports the use of CAN transceivers for a more robust physical layer. An application may use the TPS92663A-Q1 device and the TPS92662A-Q1 device on the same bus.

An on-device, 8-bit ADC with two multiplexed inputs can be used for system temperature compensation and used to measure a binning value which allows for LED binning and coding.

The internal charge pump rail supplies the gate drive voltage for the LED bypass switches. The low on-resistance ($R_{DS(on)}$) of the bypass switch minimizes conduction loss and power dissipation.

The phase shift and pulse width for each individual LED in the string are programmable. The device uses an internal register to adjust the PWM frequency. Multiple devices can be synchronized. The switch transitions during PWM dimming operation have a programmable slew rate to mitigate EMI concerns. The device features open LED protection with programmable threshold. The serial interface reports open LED or short LED faults.

Device Information

PART NUMBER[1]	PACKAGE	BODY SIZE (NOM)
TPS92663A-Q1	PWP (24)	7.70 mm × 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Application

Table of Contents

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
October 2020	*	Initial release

5 Device and Documentation Support

5.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

5.2 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

5.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

5.4 Electrostatic Discharge Caution

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

5.5 Glossary

TI Glossary   This glossary lists and explains terms, acronyms, and definitions.

6 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OPTION ADDENDUM

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package | Pins	Package qty | Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS92663AQPWPRQ1	Active	Production	HTSSOP (PWP) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92663AQ
TPS92663AQPWPRQ1.A	Active	Production	HTSSOP (PWP) | 24	2000 | LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 125	92663AQ

(1) Status: For more details on status, see our product life cycle.

(2) Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4224742/B

6.6 / 6.2 TYP

A

PIN 1 INDEX AREA

1

24   22X 0.65

7.9 / 7.7 NOTE 3

2X 7.15

12

13

B   4.5 / 4.3

24X 0.30 / 0.17

⌖ 0.1 Ⓜ C A B

C

◠ 0.1 C

SEATING PLANE

4X 0°-15°

SEE DETAIL A

(0.15) TYP

2X (0.6) NOTE 5

12   13

2X (0.23) NOTE 5

4.06 / 3.36   25

THERMAL PAD

1   24

2.94 / 2.24

GAGE PLANE

0.25

0°-8°

0.75 / 0.50

1.2 MAX

0.15 / 0.05

DETAIL A
TYPICAL

4231125/A   08/2024

PowerPAD is a trademark of Texas Instruments.

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. Reference JEDEC registration MO-153.
5. Features may differ or may not be present.

(3.4)
NOTE 9

(2.94)
SYMM

METAL COVERED
BY SOLDER MASK

24X (1.5)

1

24X (0.45)

(R0.05) TYP

24

SEE DETAILS

22X (0.65)

SYMM

25

(4.06)

(7.8)
NOTE 9

(1.2) TYP

SOLDER MASK
DEFINED PAD

(∅ 0.2) TYP
VIA

12

13

(1.2) TYP

(5.8)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 8X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ALL AROUND

NON-SOLDER MASK
DEFINED

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4231125/A   08/2024

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.

PWP0024W

24X (1.5)

24X (0.45)

(R0.05) TYP

22X (0.65)

SYMM

(2.94)
BASED ON
0.125 THICK
STENCIL

METAL COVERED
BY SOLDER MASK

1

24

25

13

12

(4.06)
BASED ON
0.125 THICK
STENCIL

SYMM

SEE TABLE FOR
DIFFERENT OPENINGS
FOR OTHER STENCIL
THICKNESSES

(5.8)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE: 8X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.29 X 4.54
0.125	2.94 X 4.06 (SHOWN)
0.15	2.68 X 3.71
0.175	2.48 X 3.43

4231125/A   08/2024

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.

IMPORTANT NOTICE AND DISCLAIMER