











TPS8268180, TPS8268150, TPS8268120, TPS8268105, TPS8268090

SLVSBR0C -OCTOBER 2014-REVISED JUNE 2015

TPS8268x 1600-mA High-Efficiency MicroSiP™ Step-Down Converter Module (Profile < 1.0mm)

Features

- Wide V_{IN} Range From 2.5V to 5.5V
- Total Solution Size < 6.7 mm²
- Sub 1-mm Profile Solution
- ±1.5% DC Voltage Accuracy
- Up to 1600-mA Load Current
- Up to 90% Efficiency
- Fixed Output Voltage:
 - TPS8268180: 1.80V
 - TPS8268150: 1.50V
 - TPS8268120: 1.20V
 - TPS8268105: 1.05V
 - TPS8268090: 0.90V
- Low EMI by Spread Spectrum PWM Frequency Dithering
- Best in Class Load and Line Transient Response
- Internal Soft Start
- Current Overload and Thermal Shutdown Protection


2 Applications

- **Optical Modules**
- Cell Phones, Smart-Phones
- Solid State Disk Drive Applications
- Space constrained applications

3 Description

The TPS8268x device is a complete DC/DC stepdown power supply optimized for small solution size. Included in the package are the switching regulator, inductor and input/output capacitors. Integration of all passive components enables a tiny solution size of only 6.7mm².

Typical Application



The TPS8268x is based on a high-frequency synchronous step-down dc-dc converter optimized for battery-powered portable applications in which high load currents in a very small solution size and height are required. The TPS8268x is optimized for high efficiency and low output voltage ripple and supports up to 1600-mA load current. With an input voltage range of 2.5-V to 5.5-V, the device supports applications powered by Li-Ion batteries as well as 5-V and 3.3-V rails.

The TPS8268x operates at a 5.5-MHz switching frequency with spread spectrum capability. For noisesensitive applications, this provides a lower noise regulated output, as well as low noise at the input. The device supports a fixed output voltage, requiring no external feedback network.

These features, combined with high PSRR and AC load regulation performance, make this device suitable to replace a linear regulator to obtain better power conversion efficiency with the same size.


The TPS8268x is packaged in a compact (2.3mm x 2.9mm) and low profile BGA package suitable for automated assembly by standard surface mount equipment.

Device Information(1)

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS8268180	μSIP	2.30 mm × 2.90 mm
TPS8268150	μSIP	2.30 mm × 2.90 mm
TPS8268120	μSIP	2.30 mm × 2.90 mm
TPS8268105	μSIP	2.30 mm × 2.90 mm
TPS8268090	μSIP	2.30 mm × 2.90 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Efficiency vs Load Current for TPS8268180





T۶	ah	Ι۵	Ωf	Co	nte	nts
	w		v.	\mathbf{v}	1116	

1	Features 1	9 Application and Implementation 13
2	Applications 1	9.1 Application Information
3	Description 1	9.2 Typical Application
4	Revision History2	10 Power Supply Recommendations 18
5	Device Comparison Table3	11 Layout 19
6	Pin Configuration and Functions3	11.1 Layout Guidelines1
7	Specifications4	11.2 Layout Example20
•	7.1 Absolute Maximum Ratings	11.3 Surface Mount Information
	7.2 ESD Ratings	11.4 Thermal and Reliability Information
	7.3 Recommended Operating Conditions	12 Device and Documentation Support 23
	7.4 Thermal Information	12.1 Documentation Support23
	7.5 Electrical Characteristics	12.2 Related Links
	7.6 Timing Requirements	12.3 Trademarks
	7.7 Typical Characteristics	12.4 Electrostatic Discharge Caution
8	Detailed Description	12.5 Glossary
	8.1 Overview	13 Mechanical, Packaging, and Orderable Information24
	8.3 Feature Description	13.1 Package Summary24
	8.4 Device Functional Modes	13.2 MicroSiP™ DC/DC Module Package Dimensions 2-

4 Revision History

Char	nges from Revision B (June 2015) to Revision C	Page
	Deleted "Preview" from Device Comparison Table and Electrical Characteristics table for TPS8268120 and TPS8268180 devices	3
Char	nges from Revision A (November 2014) to Revision B	Page
	Added Preview devices TPS8268180 and TPS8268120 specifications and typical application curves to the data sheet.	1
• N	Moved timing specs from Electrical Characteristics table to Timing Requirements table	6
Char	nges from Original (October 2014) to Revision A	Page
• (Changed from Product Preview to Production Data	1




5 Device Comparison Table (1)

DEVICE NUMBER	FEATURES	OUTPUT VOLTAGE	Marking
TPS8268180	PWM Spread Spectrum Modulation Output Capacitor Discharge	1.80V	НК
TPS8268150	PWM Spread Spectrum Modulation Output Capacitor Discharge	1.50V	YR
TPS8268120	PWM Spread Spectrum Modulation Output Capacitor Discharge	1.20V	HJ
TPS8268105	PWM Spread Spectrum Modulation Output Capacitor Discharge	1.05V	YO
TPS8268090	PWM Spread Spectrum Modulation Output Capacitor Discharge	0.90V	YP

⁽¹⁾ For other voltage options please contact a TI sales representative.

6 Pin Configuration and Functions



Pin Functions

PIN		1/0	DESCRIPTION
NAME	NO.	I/O	DESCRIPTION
VOUT	A1, A2	0	Power output pin. Apply output load between this pin and GND.
VIN	A3, B3	I	Supply voltage connection
EN	B2	I	This is the enable pin of the device. Connecting this pin low forces the device into shutdown mode. Pulling this pin high enables the device. This pin must not be left floating and must be terminated.
MODE	B1	I	This pin must be tied to the input supply voltage VIN.
GND	C1, C2, C3	_	Ground pin.



7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

		MIN	MAX	UNIT
	Voltage at VIN ⁽²⁾	-0.3	6	
VI	Voltage at VOUT ⁽²⁾	-0.3	3.6	V
	Voltage at EN, MODE (2)	-0.3	$V_{IN} + 0.3$	
	Peak output current		1600	mA
T _J	Operating internal junction temperature range	-40	125	°C
T _{stg}	Storage temperature range	- 55	125	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge ⁽¹⁾ ⁽²⁾	Human body model	±2000	V	
	Electrostatic discharge (1) (2)	Charge device model	±500	V
		Machine model	±100	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

			MIN	NOM I	ИАХ	UNIT
VIN	Input voltage range		2.5		5.5	V
I _{OUT}	Peak output current for TPS8268090, TPS8268105, TPS8268120	VIN ≥ 2.8V	0	0 1600 ⁽¹⁾ 0 1200 ⁽¹⁾ 0 1000 ⁽²⁾	mA	
	Peak output current for TPS8268150, TPS8268180	VIN ≥ 3.2V				
I _{OUT}	Average output current for TPS8268090, TPS8268105, TPS8268120	VIN ≥ 2.7V	0	0 1200 ⁽¹⁾	^	
	Average output current for TPS8268150, TPS8268180	VIN ≥ 2.9V		120	JU ⁽¹⁾	mA
I _{OUT}	Average output current during soft-start	Vout ≤ 0.9 x V _{OUT,nom}	0	100	00(2)	mA
	Additional effective input capacitance		0			μF
	Additional effective output capacitance		0	(30 ⁽³⁾	μF
T _A	Operating ambient temperature range		-40		85	°C

⁽¹⁾ See Thermal and Reliability Information for additional details

7.4 Thermal Information

		TPS8268x	
	THERMAL METRIC ⁽¹⁾	SIP	UNIT
		9 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	62	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	22	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	25	°C/W
ΨЈТ	Junction-to-top characterization parameter	11	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

Submit Documentation Feedback

²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

⁽²⁾ See Soft Start for additional details

⁽³⁾ Due to the dc bias effect of ceramic capacitors, the effective capacitance is lower then the nominal value when a voltage is applied.





Thermal Information (continued)

	THERMAL METRIC ⁽¹⁾	TPS8268x SIP	UNIT
		9 PINS	
ΨЈВ	Junction-to-board characterization parameter	25	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	n/a	°C/W

7.5 Electrical Characteristics

Minimum and maximum values are at VIN = 2.5 V to 5.5 V, EN = VIN and $T_A = -40^{\circ}\text{C}$ to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at VIN = 3.6 V, EN = VIN and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted).

PARAMET	TER		TEST CONDITIONS	MIN TYP	MAX	UNIT
SUPPLY C	CURRENT			'		
IQ	Operating quiescen	t current	I _{OUT} = 0mA	7		mA
I _{SD}	Shutdown current		EN = low	0.5	5	μΑ
UVLO	I la de muelto de la elve	ut throok old	VIN rising	2.1	2.3	V
UVLO	Undervoltage locko	ut tillesiloid	VIN falling	1.95	2.25	V
ENABLE,	MODE					
V_{IH}	High-level input volt	age		0.9		V
V_{IL}	Low-level input volta	age			0.4	V
I_{lkg}	Input leakage current		Input connected to GND or VIN; $T_J = -40$ °C to 85°C	0.01	1.5	μΑ
PROTECT	ION					
	Thermal shutdown		Temperature rising	140		°C
	Thermal shutdown I	nysteresis	Temperature falling	10		°C
I _{LIM}	Average output curr	ent limit		2100		mA
I _{SC}	Input current limit under short-circuit condition		V _{OUT} shorted to ground	150		mA
OUTPUT						
		TPS8268180		1.80		V
		TPS8268150		1.50		V
		TPS8268120		1.20		V
$V_{\text{OUT},\text{NOM}}$	Nominal output voltage	TPS8268105		1.05		V
		TPS8268090		0.90		V
		TPS8268120, TPS8268105, TPS8268090	2.8V ≤ VIN ≤ 5.5V, 0mA ≤ I _{OUT} ≤ 1600 mA T _J = −40°C to 85°C	0.985×V _{OUT.NOM} V _{OUT.NOM}	1.015×V _{OUT NOM}	V
	Output voltage	TPS8268180, TPS8268150	$3.2V \le VIN \le 5.5V$, $0mA \le I_{OUT} \le 1600 mA$ $T_J = -40$ °C to 85 °C	GOT, NOW	S S COT, NOW	
	accuracy	TPS8268120, TPS8268105, TPS8268090	2.7V ≤ VIN ≤ 5.5V, 0mA ≤ I _{OUT} ≤ 1200 mA T _J = -40°C to 125°C	0.98×V _{OUT.NOM} V _{OUT.NOM}	1.025×V _{OUT NOM}	V
		TPS8268180, TPS8268150	$2.9V \le VIN \le 5.5V$, $0mA \le I_{OUT} \le 1200 mA$ $T_J = -40$ °C to 125 °C	- 551,146/01 501,140/01	- 001,NOW	
	Line regulation		VIN = 2.5V to 5.5V, I _{OUT} = 200 mA	0.2		%/V
	Load regulation		I _{OUT} = 0mA to 1600 mA	-0.85		%/A
f_{SW}	Nominal oscillator fr	equency	I _{OUT} = 0mA	5.5		MHz
R _{DIS}	VOUT discharge res	sistor		12		Ω

Submit Documentation Feedback




7.6 Timing Requirements

Minimum and maximum values are at VIN = 2.5 V to 5.5 V, EN = VIN and $T_A = -40^{\circ}\text{C}$ to 85°C; Circuit of Parameter Measurement Information section (unless otherwise noted). Typical values are at VIN = 3.6 V, EN = VIN and $T_A = 25^{\circ}\text{C}$ (unless otherwise noted).


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUTPUT						
	Start-up delay time Time from EN = high to start switching			120	300	μs
t _{RAMP}	Ramp time	I _{OUT} = 0mA, Time from start switching until 95% of nominal output voltage		150		μs

7.7 Typical Characteristics






Typical Characteristics (continued)






Typical Characteristics (continued)





Typical Characteristics (continued)






8 Detailed Description

8.1 Overview

The TPS8268x is a complete DC/DC step-down power supply intended for small size and low profile applications. Included in the package are the switching regulator, inductor and input/output capacitors. It is a complete Plug & Play Solution, meaning typically no additional components are required to finish the design. Integration of all required passive components enables a tiny solution size of only 6.7mm². The converter operates with fixed frequency pulse width modulation (PWM).

The TPS8268x integrates an input current limit to protect the device against heavy load or short circuits and features an undervoltage lockout circuit to prevent the device from misoperation at low input voltages.

8.2 Functional Block Diagram



8.3 Feature Description

8.3.1 Soft Start

The TPS8268x has an internal soft start circuit that controls the ramp up of the output voltage. Once the converter is enabled and the input voltage is above the undervoltage lockout threshold V_{UVLO} , the output voltage ramps up to 95% of its nominal value within t_{Ramp} of typ. 150 μ s. This ensures a controlled ramp up of the output voltage and limits the input voltage drop when a battery or a high-impedance power source is connected to the input of the DC/DC converter.

The inrush current during start-up is directly related to the effective capacitance and load present at the output of the converter.



Feature Description (continued)

During soft start, the current limit is reduced to 2/3 of its nominal value. The maximum load current during soft start should be less than 1A. Once the internal reference voltage has reached 90% of its target value, the current limit is set to its nominal target value.

8.3.2 Undervoltage Lockout

The undervoltage lockout circuit prevents the device from misoperation at low input voltages. It prevents the converter from turning on either MOSFET under undefined conditions. The TPS8268x has a rising UVLO threshold of 2.1V (typical).

8.3.3 Short-Circuit Protection

The TPS8268x integrates current limit circuitry to protect the device against heavy load or short circuits. When the average current in the high-side MOSFET reaches its current limit, the high-side MOSFET is turned off and the low-side MOSFET is turned on ramping down the inductor current.

As soon as the converter detects a short circuit condition, it shuts down. After a delay of approximately $20~\mu s$, the converter restarts. In case the short circuit condition remains, the converter shuts down again after hitting the current limit threshold. In case the short circuit condition remains present on the converters output, the converter periodically re-starts with a small duty cycle and shuts down again, thereby limiting the current drawn from the input.

8.3.4 Thermal Shutdown

As soon as the junction temperature, T_J, exceeds typically 140°C, the device goes into thermal shutdown. In this mode, the power stage is turned off. The device continues its operation when the junction temperature falls below typically 130°C.

8.3.5 **Enable**

The TPS8268x device starts operation when EN is set high. For proper operation, the EN pin must be terminated and must not be left floating.

Pulling the EN pin low forces the device into shutdown, with a shutdown current of typically $0.5\mu A$. In this mode, the internal high-side and low-side MOSFETs are turned off, the internal resistor feedback divider is disconnected, and the entire internal control circuitry is switched off. The TPS8268x device actively discharges the output capacitor when it turns off. The integrated discharge resistor has a typical resistance of 12Ω . This internal discharge transistor is only turned on after the device had been enabled at least once. The required time to discharge the output capacitor at the output node depends on load current and the effective output capacitance.

The TPS8268x is designed such that it can start into a pre-biased output, in case the output discharge circuit was active for too short a time to fully discharge the output capacitor. In this case, the converter starts switching as soon as the internal reference has approximately reached the equivalent voltage to the output voltage present. It then ramps the output from that voltage level to its target value.

8.3.6 MODE Pin

This pin must be tied to the input voltage VIN and must not be left floating.

8.4 Device Functional Modes

8.4.1 Spread Spectrum, PWM Frequency Dithering

The goal is to spread out the emitted RF energy over a larger frequency range, so that the resulting EMI is similar to white noise. The end result is a spectrum that is continuous and lower in peak amplitude, making it easier to comply with electromagnetic interference (EMI) standards and with power supply ripple requirements in cellular and non-cellular wireless applications. Radio receivers are typically susceptible to narrowband noise that is focused on specific frequencies.



Device Functional Modes (continued)

Switching regulators can be particularly troublesome in applications where electromagnetic interference (EMI) is a concern. Switching regulators operate on a cycle-by-cycle basis to transfer power to their output. In most cases, the frequency of operation is either fixed or regulated, based on the output load. This method of conversion creates large components of noise at the frequency of operation (fundamental) and multiples of the operating frequency (harmonics).

The spread spectrum architecture varies the switching frequency by around $\pm 10\%$ of the nominal switching frequency, thereby significantly reducing the peak radiated and conducted noise on both the input and output supplies. The frequency dithering scheme is modulated with a triangle profile and a modulation frequency f_m .




Figure 21. Spectrum Of A Frequency Modulated Sin. Wave With Sinusoidal Variation In Time

Figure 22. Spread Bands Of Harmonics In Modulated Square Signals (1)

The above figures show that after modulation the side-band harmonic is attenuated compared to the non-modulated harmonic, and the harmonic energy is spread into a certain frequency band. The higher the modulation index (m_i) , the larger the attenuation.

$$\mathsf{m}_f = \frac{\delta \times f_{\mathsf{C}}}{f_{\mathsf{m}}} \tag{1}$$

where:

 f_c is the carrier frequency (5.5 MHz)

 f_m is the modulating frequency (approx. 0.008* f_c)

 δ is the modulation ratio (approx 0.1)

$$\delta = \frac{\Delta f_{\rm c}}{f_{\rm c}} \tag{2}$$

The maximum switching frequency f_c is limited by the device and finally the parameter modulation ratio (δ), together with f_m , which is the side-band harmonic's bandwidth around the carrier frequency f_c . The bandwidth of a frequency modulated waveform is approximately given by Carson's rule and is summarized as:

$$B = 2 \times f_{m} \times (1 + m_{f}) = 2 \times (\Delta f_{c} + f_{m})$$
(3)

 f_m < RBW (resolution bandwidth): The receiver is not able to distinguish individual side-band harmonics, so, several harmonics are added in the input filter and the measured value is higher than expected in theoretical calculations.

 f_m > RBW: The receiver is able to properly measure each individual side-band harmonic separately, so the measurements match with the theoretical calculations.

 Spectrum illustrations and formulae (Figure 21 and Figure 22) copyright IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 47, NO.3, AUGUST 2005. See References Section for full citation.



9 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

9.1 Application Information

The TPS8268x device is a complete DC/DC step-down power supply optimized for small solution size. Included in the package are the switching regulator, inductor and input/output capacitors. Integration of passive components enables a tiny solution size of only 6.7mm².

9.2 Typical Application




Figure 23. Typical Application Schematic

9.2.1 Design Requirements

Figure 23 shows the schematic of the typical application. The following design guidelines provide all information to operate the device within the recommended operating conditions. An external input capacitor may be required depending on the source impedance of the battery or pre-regulator used to power TPS8268x. See also *Power Supply Recommendations*.

Reference	Description	Manufacturer		
IC1	MicroSIP Module TPS8268xSIP	Texas Instruments		
C1	Tantalum Capacitor; T520B157M006ATE025; 150uF/6.3V	Kemet		

9.2.2 Detailed Design Procedure

The TPS8268x allows the design of a complete power supply with no additional external components. The input capacitance can be increased in case the source impedance is large or if there are high load transients expected at the output. The dc bias effect of the input and output capacitors must be taken into account and the total capacitance on the output must not exceed the value given in the recommended operating conditions.

9.2.2.1 Input Capacitor Selection

Because the nature of the buck converter has a pulsating input current, a low ESR input capacitor is required.

For most applications, the input capacitor that is integrated into the TPS8268x is sufficient. If the application exhibits a noisy or erratic switching frequency, experiment with additional input ceramic capacitance to find a remedy.



The TPS8268x uses a tiny ceramic input capacitor. When a ceramic capacitor is combined with trace or cable inductance, such as from a wall adapter, a load step at the output can induce ringing at the VIN pin. This ringing can couple to the output and be mistaken as loop instability or can even damage the part. In this circumstance, additional "bulk" capacitance, such as electrolytic or tantalum, should be placed between the input of the converter and the power source lead to reduce ringing that can occur between the inductance of the power source leads and C₁.

9.2.2.2 Output Capacitor Selection

The advanced fast-response voltage mode control scheme of the TPS8268x allows the use of tiny ceramic output capacitors. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. For most applications, the output capacitor integrated in the TPS8268x is sufficient. An additional output capacitor may be used for the purpose of improving AC voltage accuracy during large load transients.

To further reduce the voltage drop during load transients, additional external output capacitance up to 30µF can be added. A low ESR multilayer ceramic capacitor (MLCC) is suitable for most applications. The total effective output capacitance must remain below 30µF.

As the device operates in PWM mode, the overall output voltage ripple is the sum of the voltage step that is caused by the output capacitor's ESL and the ripple current that flows through the output capacitor's impedance.


Because the damping factor in the output path is directly related to several resistive parameters (e.g. inductor DCR, power-stage $r_{DS(on)}$, PCB DC resistance, load switches $r_{DS(on)}$...) that are temperature dependant, the converter's small and large signal behavior should be checked over the input voltage range, load current range and temperature range.

The easiest test is to evaluate, directly at the converter's output, the following items:

- efficiency
- load transient response
- output voltage ripple

During the recovery time from a load transient, the output voltage can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop typically has more than 45° of phase margin.

9.2.3 Application Curves



(Vout = 1.80V, lout = 170mA to 1.47A to 170mA, Vin = 5V)






Figure 25. Line Transient Response for TPS8268180 (Vout = 1.80V; lout = 800mA, Vin = 4V to 5V to 4V)
















10 Power Supply Recommendations

The input power supply to the TPS8268x must have a current rating according to the input voltage and output current of the TPS8268x. TPS8268x provides a fast transient response due to its high switching frequency and fast control loop. For highly dynamic loads, the device demands high inputs currents within a short time. The power supply to TPS8268x therefore needs to have a low output impedance in order to keep the input voltage stable during fast load changes. Make sure the input voltage to TPS8268x at any time is above the minimum voltage level required to supply the load at the output. See the electrical characteristics for the minimum input voltage for a given load current for the different output voltage versions. Additional input capacitance needs to be added if the input voltage dops below the minimum level required.

Submit Documentation Feedback



11 Layout

11.1 Layout Guidelines

TPS8268x allows the design of a power supply with small solution size. In order to properly dissipate the heat, wide copper traces for the power connections should be used to distribute the heat across the PCB. If possible, a GND plane should be used as it provides a low impedance connection as well as serves as a heat sink.

In making the pad size for the SiP LGA balls, it is recommended that the layout use a non-solder-mask defined (NSMD) land. With this method, the solder mask opening is made larger than the desired land area, and the opening size is defined by the copper pad width. Figure 44 shows the appropriate diameters for a MicroSiPTM layout.




Figure 44. Recommended Land Pattern Image and Dimensions

SOLDER PAD DEFINITIONS ⁽¹⁾⁽²⁾⁽³⁾⁽⁴⁾	COPPER PAD	SOLDER MASK (5) OPENING	COPPER THICKNESS	STENCIL (6) OPENING	STENCIL THICKNESS	
Non-solder-mask defined (NSMD)	0.30mm	0.360mm	1oz max (0.032mm)	0.34mm diameter	0.1mm thick	

- (1) Circuit traces from non-solder-mask defined PCB lands should be 75µm to 100µm wide in the exposed area inside the solder mask opening. Wider trace widths reduce device stand off and slightly reduce reliability. However, wider traces may be used to improve the thermal relief of the device as well as to provide sufficient current handling.
- (2) Best reliability results are achieved when the PCB laminate glass transition temperature is above the operating the range of the intended application.
- (3) Recommend solder paste is Type 3 or Type 4.
- (4) For a PCB using a Ni/Au surface finish, the gold thickness should be less than 0.5mm to avoid a reduction in thermal fatigue performance.
- (5) Solder mask thickness should be less than 20 µm on top of the copper circuit pattern.
- (6) For best solder stencil performance use laser cut stencils with electro polishing. Chemically etched stencils give inferior solder paste volume control.



11.2 Layout Example




Figure 45. Recommended PCB Layout

11.3 Surface Mount Information

The TPS8268x MicroSiP™ DC/DC converter uses an open frame construction that is designed for a fully automated assembly process and that features a large surface area for pick and place operations. See the "Pick Area" in the package drawings.

Package height and weight have been kept to a minimum to allow the MicroSiP™ device to be handled similarly to a 0805 component.

See JEDEC/IPC standard J-STD-20b for reflow recommendations.



11.4 Thermal and Reliability Information

The TPS8268x's output current may need to be de-rated if it is required to operate in a high ambient temperature or deliver a large amount of continuous power. The amount of current de-rating is dependent upon the input voltage, output power and environmental thermal conditions. Care should especially be taken in applications where the localized PCB temperature exceeds 65°C.

The TPS8268x die and inductor temperature should be kept lower than the maximum rating of 125°C, so care should be taken in the circuit layout to ensure good heat sinking. Sufficient cooling should be provided to ensure reliable operation.

Three basic approaches for enhancing thermal performance are listed below:


- Improve the power dissipation capability of the PCB design.
- Improve the thermal coupling of the component to the PCB.
- · Introduce airflow into the system.

To estimate the junction temperature, approximate the power dissipation within the TPS8268x by applying the typical efficiency stated in this datasheet to the desired output power; or, by taking an actual power measurement. Then, calculate the internal temperature rise of the TPS8268x above the surface of the printed circuit board by multiplying the TPS8268x's power dissipation by its thermal resistance.

The thermal resistance numbers listed in the Thermal Information table are based on modeling the MicroSiP[™] package mounted on a high-K test board specified per the JEDEC standard. For increased accuracy and fidelity to the actual application, it is recommended to run a thermal image analysis of the actual system.

Thermal measurements have been taken on the EVM to give a guideline on what temperature can be expected when the device is operated in free air at 25°C ambient under a certain load. The temperatures have been checked at 4 different spots as listed below:

- Spot1: temperature of the input capacitor
- Spot2: temperature of the output capacitor
- Spot3: temperature of the inductor
- Spot4: temperature on the main pcb next to the module








Figure 47. V_{IN}= 5V, V_{OUT}= 1.05V, I_{OUT}= 1.2A 466mW Power Dissipation


The TPS8268x contains a thermal shutdown that inhibits switching at high junction temperatures. The activation threshold of this function, however, is above 125°C to avoid interfering with normal operation. Thus, prolonged or repetitive operation under a condition in which the thermal shutdown activates necessarily means that the components internal to the MicroSiP™ package are subjected to high temperatures for prolonged or repetitive intervals, which may decrease the reliability of the device.



Thermal and Reliability Information (continued)

MLCC capacitor reliability/lifetime depends on temperature and applied voltage. At higher temperatures, MLCC capacitors are subject to stronger stress. On the basis of frequently evaluated failure rates determined with standardized test conditions, the reliability of all MLCC capacitors can be calculated for their actual operating temperature and voltage.

Failures caused by systematic degradation are described by the Arrhenius model. The most critical parameter (IR) is the Insulation Resistance (i.e. leakage current). The drop of IR below a lower limit (e.g. 1 $M\Omega$) is used as the failure criterion. See Figure 48 and Figure 49. Note that the wear-out mechanisms occurring in the MLCC capacitors are not reversible but cumulative over time.






Figure 48. Input Capacitor Lifetime

Output Capacitor Lifetime vs Temperature and Voltage




Figure 49. Output Capacitor Lifetime



12 Device and Documentation Support

12.1 Documentation Support

12.1.1 References

"EMI Reduction in Switched Power Converters Using Frequency Modulation Techniques", in *IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, VOL. 4, NO. 3, AUGUST 2005, pp 569-576* by Josep Balcells, Alfonso Santolaria, Antonio Orlandi, David González, Javier Gago.

12.2 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Table 1. Related Links

PARTS	PRODUCT FOLDER	SAMPLE & BUY	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS8268180	Click here	Click here	Click here	Click here	Click here
TPS8268150	Click here	Click here	Click here	Click here	Click here
TPS8268120	Click here	Click here	Click here	Click here	Click here
TPS8268105	Click here	Click here	Click here	Click here	Click here
TPS8268090	Click here	Click here	Click here	Click here	Click here

12.3 Trademarks

MicroSiP is a trademark of Texas Instruments.

12.4 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

12.5 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.





13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

13.1 Package Summary

SIP PACKAGE





Code:

- CC Customer Code (device/voltage specific)
- YML Y: Year, M: Month, L: Lot trace code
- LSB L: Lot trace code, S: Site code, B: Board locator


13.2 MicroSiP™ DC/DC Module Package Dimensions

TheTPS8268x is available in an 9-bump ball grid array (BGA) package. The package dimensions are:

- $D = 2.30 \pm 0.05 \text{ mm}$
- $E = 2.90 \pm 0.05 \text{ mm}$



MICRO SYSTEM IN PACKAGE



NOTES:

MicroSiP is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.


 2. This drawing is subject to change without notice.

 3. For pick and place nozzle recommendation, see product datasheet.

- 4. Location, size and quantity of each component are for reference only and may vary.



MICRO SYSTEM IN PACKAGE




NOTES: (continued)

5. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



MICRO SYSTEM IN PACKAGE



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



www.ti.com

3-Aug-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS8268090SIPR	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YP
TPS8268090SIPR.B	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS8268090SIPT	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YP
TPS8268090SIPT.B	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 125	YP
TPS8268105SIPR	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YO
TPS8268105SIPR.B	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS8268105SIPT	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YO
TPS8268105SIPT.B	Active	Production	uSiP (SIP) 9	250 SMALL T&R	-	Call TI	Call TI	-40 to 125	
TPS8268120SIPR	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	HJ
TPS8268120SIPR.B	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS8268120SIPT	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	HJ
TPS8268120SIPT.B	Active	Production	uSiP (SIP) 9	250 SMALL T&R	-	Call TI	Call TI	-40 to 125	
TPS8268150SIPR	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YR
TPS8268150SIPR.B	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS8268150SIPT	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	YR
TPS8268150SIPT.B	Active	Production	uSiP (SIP) 9	250 SMALL T&R	-	Call TI	Call TI	-40 to 125	
TPS8268180SIPR	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	HK
TPS8268180SIPR.B	Active	Production	uSiP (SIP) 9	3000 LARGE T&R	-	Call TI	Call TI	-40 to 125	
TPS8268180SIPT	Active	Production	uSiP (SIP) 9	250 SMALL T&R	Yes	SNAGCU	Level-2-260C-1 YEAR	-40 to 85	HK
TPS8268180SIPT.B	Active	Production	uSiP (SIP) 9	250 SMALL T&R	-	Call TI	Call TI	-40 to 125	

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.



PACKAGE OPTION ADDENDUM

www.ti.com 3-Aug-2025

(4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Mar-2021


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS8268090SIPR	uSiP	SIP	9	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268090SIPT	uSiP	SIP	9	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268105SIPR	uSiP	SIP	9	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268105SIPT	uSiP	SIP	9	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268120SIPR	uSiP	SIP	9	3000	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS8268120SIPT	uSiP	SIP	9	250	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS8268150SIPR	uSiP	SIP	9	3000	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268150SIPT	uSiP	SIP	9	250	178.0	9.0	2.45	3.05	1.1	4.0	8.0	Q2
TPS8268180SIPR	uSiP	SIP	9	3000	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2
TPS8268180SIPT	uSiP	SIP	9	250	178.0	9.0	2.5	3.1	1.35	4.0	8.0	Q2

PACKAGE MATERIALS INFORMATION

www.ti.com 10-Mar-2021



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS8268090SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS8268090SIPT	uSiP	SIP	9	250	223.0	194.0	35.0
TPS8268105SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS8268105SIPT	uSiP	SIP	9	250	223.0	194.0	35.0
TPS8268120SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS8268120SIPT	uSiP	SIP	9	250	223.0	194.0	35.0
TPS8268150SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS8268150SIPT	uSiP	SIP	9	250	223.0	194.0	35.0
TPS8268180SIPR	uSiP	SIP	9	3000	223.0	194.0	35.0
TPS8268180SIPT	uSiP	SIP	9	250	223.0	194.0	35.0

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated