

TPS7H502x-SP and TPS7H502x-SEP Radiation-Hardened 1MHz Current Mode PWM **Controller With Integrated Gate Driver**

1 Features

- Radiation performance:
 - Radiation hardness assurance (RHA) up to total ionizing dose (TID) of 100krad(Si)
 - Single-event latchup (SEL), single-event burnout (SEB) and single-event gate rupture (SEGR) immune to LET = 75MeV-cm²/mg
 - Single-event transient (SET) and single-event functional interrupt (SEFI) characterized up to LET = 75MeV-cm²/mg
- 4.5V to 14V input voltage range for both controller and driver stages
- Dedicated gate driver voltage input pin (PVIN) allows for driving both silicon and GaN devices
 - 1.2A peak source and sink capability at 12V
 - Optional connection of VLDO linear regulator output to PVIN for driving GaN
 - Programmable linear regulator (VLDO) from 4.5V to 5.5V
- 0.6V ±1% voltage reference over temperature, radiation, and line and load regulation
- Switching frequency from 100kHz to 1MHz
- External clock synchronization capability •
- Adjustable slope compensation and soft start
- Plastic packages outgas tested per ASTM E595

2 Applications

- Space satellite power supplies
- Communications payload
- Radar imaging payload
- Satellite electrical power system



Typical Application Circuit

3 Description

The TPS7H502x is a radiation-hardness-assured, current mode, single-ended PWM controller with an integrated gate driver that can be utilized in both silicon and gallium nitride (GaN) power semiconductor based converter designs. The TPS7H502x integrates several key functions, such as soft-start, enable, and adjustable slope compensation while maintaining a small package size. The controller also features a 0.6V ±1% voltage reference tolerance to support highly accurate power converter designs.

The TPS7H502x can be operated using an external clock through the SYNC pin or by programming the internal oscillator using the RT pin at a frequency determined by the user. The device is capable of switching at frequencies up to 1MHz. The driver stage for the controller has a wide input voltage range from 4.5V to 14V and supports peak source and sink currents up to 1.2A. The programmable regulator, VLDO, can also be connected directly to the input of the driver stage (PVIN) in order to supply well-controlled gate voltage for operation with GaN FETs. The programmable regulator has a voltage range from 4.5V to 5.5V. The TPS7H5020 device has a maximum duty cycle of 100% while the TPS7H5021 has a 50% maximum duty cycle. The controller supports numerous power converter topologies, including flyback, forward, and boost.

Device Information

		=
PART NUMBER ⁽¹⁾	GRADE	PACKAGE ^{(2) (3)}
5962R2420101PYE ⁽⁴⁾		
5962R2420102PYE ⁽⁴⁾		24-pin plastic
TPS7H5020MPWPTSEP ⁽⁵⁾	SED	Mass = 100.6mg
TPS7H5021MPWPTSEP(4)		

(1) For additional information, view the Device Options table. (2)The package size (length × width) is a nominal value and

- does not include pins.
- (3) Mass is a nominal value. (4)
- Product preview. (5) Advance information.





Table of Contents

1 Features1
2 Applications1
3 Description1
4 Device Comparison Table
5 Device Options Table
6 Pin Configuration and Functions
7 Specifications
7.1 Absolute Maximum Ratings7
7.2 ESD Ratings
7.3 Recommended Operating Conditions8
7.4 Thermal Information8
7.5 Electrical Characteristics9
7.6 Quality Conformance Inspection12
7.7 Typical Characteristics
8 Detailed Description
8.1 Overview
8.2 Functional Block Diagram19

8.3 Feature Description	20
8.4 Device Functional Modes	35
9 Application and Implementation	37
9.1 Application Information	37
9.2 Typical Application	37
9.3 Power Supply Recommendations	44
9.4 Layout	44
10 Device and Documentation Support	48
10.1 Documentation Support	48
10.2 Receiving Notification of Documentation Updates	<mark>48</mark>
10.3 Support Resources	48
10.4 Trademarks	48
10.5 Electrostatic Discharge Caution	48
10.6 Glossary	48
11 Revision History	48
12 Mechanical, Packaging, and Orderable	
Information	49



4 Device Comparison Table

DEVICE	DUTY CYCLE LIMIT (NOMINAL)
TPS7H5020 ^{(1) (2)}	100%
TPS7H5021 ⁽³⁾ (2)	50%

Advance information (SEP). (1)

(2) (3) Product preview (QMLP). Product preview (SEP).



5 Device Options Table

GENERIC PART NUMBER	RADIATION RATING ⁽¹⁾	GRADE ⁽²⁾	PACKAGE	ORDERABLE PART NUMBER
TPS7H5020-SP	TID of 100krad(Si) RLAT, DSEE free up to LET = 75MeV-cm ² /mg	QMLP-RHA	24-pin HTSSOP PWP	5962R2420101PYE ⁽³⁾
TPS7H5020- SEP	TID of 50krad(Si) RLAT, DSEE free up to LET = 43MeV-cm ² /mg	Space Enhanced Plastic	24-pin HTSSOP PWP	TPS7H5020MPWPTSEP (4)
TPS7H5021-SP	TID of 100krad(Si) RLAT, DSEE free up to LET = 75MeV-cm ² /mg	QMLP-RHA	24-pin HTSSOP PWP	5962R2420102PYE ⁽³⁾
TPS7H5021- SEP	TID of 50krad (Si) RLAT, DSEE free up to LET = 43MeV-cm ² /mg	Space Enhanced Plastic	24-pin HTSSOP PWP	TPS7H5021MPWPTSEP (3)

(1) Refer to the device product folder for full radiation testing results in the associated TID and SEE reports.

(2) (3) (4) For additional information about part grade, view SLYB235.

Product preview.

Advance information.



6 Pin Configuration and Functions



Figure 6-1. PWP Package 24-Pin HTSSOP With Thermal Pad (Top View)

Table 6-1. Pin Functions

P	IN	I/O	DESCRIPTION		
NAME	HTSSOP	-			
CS_ILIM	1	I	Current sense for PWM control and cycle-by-cycle overcurrent protection. An input voltage over 1V on CS_ILIM triggers an overcurrent in the PWM controller. The sensed waveform on CS_ILIM contains a 150mV offset when compared to the COMP/ CCSR voltage at the input of the PWM comparator.		
OUTH	2, 3	0	Driver stage source current output. Connect to the gate of the power transistor using a short, low-inductance path. A resistor between OUTH and the gate of the transistor can be used to adjust the turn-on speed.		
OUTL	4, 5	0	Driver stage sink current output. Connect to the gate of the power transistor using a short, low-inductance path. A resistor between OUTL and the gate of the transistor can be used to adjust the turn-off speed.		
PGND	6, 7	_	Driver stage power ground. Connect to the source of the power transistor. Connect to AGND at the printed circuit board level.		
PVIN	8, 9	1	Driver stage voltage input. The voltage range of PVIN is from 4.5V to 14V. The voltage being supplied to the gate of the power transistor is approximately equal to the input voltage at PVIN. This pin can be connected to VIN for single-supply operation. Can also be connected to VLDO to provide a regulated gate drive voltage, between 4.5V and 5.5V, to the power transistor gate.		
VLDO	10	0	Programmable output of internal regulator. Can be connected to PVIN for regulated GaN compatible driver voltage. Able to be programmed from 4.5V to 5.5V using a resistor divider than consists of a resistor from VLDO to VLDO_FB and another from VLDO_FB to AGND. These resistors must always be populated for proper operation. Requires at least 1µF external capacitor to AGND.		



Table 6-1. Pin Functions (continued)

PI	N	I/O	DESCRIPTION
NAME	HTSSOP		
OUTH_REF	11	0	OUTH driver stage return. The voltage at OUTH_REF is nominally 6V less than the voltage present at PVIN. When the voltage at PVIN is 6V or greater, connect a 220nF capacitor between OUTH_REF and PVIN. This improves transient performance and minimizes potential radiation-induced single-event transients (SETs). For PVIN voltage less than 6V, connect OUTH_REF to PGND at the printed circuit board level.
VLDO_FB	14	I	VLDO feedback pin. Used to program the VLDO output voltage. Nominally set to 1.2V using resistor divider from VLDO to AGND. The resistor divider must always be populated for proper operation.
EN	15	I	Enable. Connecting the EN pin to a voltage greater than 0.6V enables the device. In addition, input undervoltage lockout (UVLO) can be adjusted by the user with a resistor divider from VIN to GND.
AGND	16	_	Ground. Return for the controller circuitry. Connect to PGND at printed circuit board level.
VIN	17	I	Controller input voltage. The voltage range of VIN is from 4.5V to 14V. Powers internal control circuitry. Can be connected to PVIN for single-supply operation.
SYNC	18	I	External clock input. SYNC accepts a 100kHz to 1MHz external clock. Use a duty cycle between 40% and 60% for the external clock. The switching frequency of the controller outputs are the same as the external clock frequency. RT must be populated such that the frequency set by the resistor coincides with the external clock frequency.
RT	19	I/O	Switching frequency programming for controller. Connect a resistor from RT to GND to set the switching frequency of the controller. If an external clock input is used, the resistor still must be connected and selected to match the external clock frequency.
REFCAP	20	0	1.2V internal reference output. Requires a 470nF external capacitor to AGND. Do not load with external circuitry.
SS	21	I/O	Soft start. An external capacitor connected to this pin sets the internal voltage reference rise time. Can be used for tracking and sequencing.
VSENSE	22	I	Inverting input of the error amplifier. Feedback pin that is nominally set to 0.6V using a resistor divider from the converter output.
RSC	23	I/O	Slope compensation programming for the controller. A resistor from RSC to AGND sets the desired slope compensation.
COMP	24	I/O	Error amplifier output. The output is divided down by a factor CCSR and this scaled voltage is the input to the PWM comparator. Connect frequency compensation to this pin.
NC	12, 13	_	No connect. This pin is not internally connected. These pins can be connected to GND to prevent charge buildup.
THERMAL PAD	_		Thermal pad. Internally connected to AGND. Connect to one or more ground planes on the printed circuit board for improved thermal dissipation.



7 Specifications

7.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
VIN	-0.3	16	V
PVIN	-0.3	16	V
SYNC	-0.3	7.5	V
EN	-0.3	7.5	V
RT	-0.3	3.6	V
VSENSE	-0.3	3.6	V
SS	-0.3	3.3	V
RSC	-0.3	3.6	V
	-0.3	6.0	N/
	-0.3	VLDO+0.3	v
CS_ILIM	-0.3	7.5	V
	-0.3	16	N/
	-0.3	PVIN+0.3	v
OUTL	-0.3	16	V
OUTH_REF	-0.3	10	V
VI DO(2)	-0.3	7.5	N/
	-0.3	VIN+0.3	v
VLDO_FB	-0.3	1.9	V
	-0.3	1.9	N/
	-0.3	VLDO+0.3	v
Operating junction temperature	-55	150	°C
Storage temperature	-65	150	°C

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The absolute maximum voltage of the pin should adhere to the lower of the two presented conditions.

7.2 ESD Ratings

			VALUE	UNIT
V _(ESD) Electrostatic discharge	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	±1000	V
	Electrostatic discharge	Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	±250	V

(1) JEDEC document JEP155 states that 500V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250V CDM allows safe manufacturing with a standard ESD control process.



7.3 Recommended Operating Conditions

over operating temperature range (unless otherwise noted)

	MIN	NOM	MAX	UNIT
VIN	4.5		14	V
PVIN	4.5		14	V
SYNC	0		7	V
EN	0		7	V
COMP ⁽¹⁾	0		2.3	V
VSENSE	0	0.6	1	V
VLDO_FB	0	1.2	1.3	V
SS	0		1.5	V
CS_ILIM	0		1.5	V
OUTH, OUTL	0		14	V
Input voltage slew rate (VIN)			0.03	V/µs
Input voltage slew rate (PVIN)			0.03	V/µs
Operating junction temperature	-55		125	°C

(1) See *Current Sense and PWM Generation* for additional details.

7.4 Thermal Information

		TP7H502x		
	THERMAL METRIC ⁽¹⁾	HTSSOP	UNIT	
		24 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	26.6	°C/W	
R _{0JC(bot)}	Junction-to-case (bottom) thermal resistance	0.9	°C/W	
R _{θJB}	Junction-to-board thermal resistance	7.7	°C/W	
R _{0JC(top)}	Junction-to-case (top) thermal resistance	18.0	°C/W	
Ψ _{JT}	Junction-to-top characterization parameter	0.2	°C/W	
Ψ _{JB}	Junction-to-board characterization parameter	7.7	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.



7.5 Electrical Characteristics

 $T_A = -55^{\circ}C$ to $125^{\circ}C$, PVIN = VIN = 4.5V to 14V, VLDO = 5V, no load on OUT (unless otherwise noted)

PARAMETER		TEST CON	TEST CONDITIONS		MIN	TYP	MAX	UNIT
SUPPLY VOLTAGES AND CURRENTS								
		No load for	f _{SW} = 100kHz	1, 2, 3		6.8	10	
			f _{SW} = 500kHz	1, 2, 3		8.5	15.5	
			f _{SW} = 1MHz	1, 2, 3		10.3	18	
			f _{SW} = 100kHz	1, 2, 3		8.5	12	
IDD	Operating supply current	$C_{LOAD} = 1000 pF$ for OUT PVIN = VIN	f _{SW} = 500kHz	1, 2, 3		14.5	20	mA
			f _{SW} = 1MHz	1, 2, 3		22.5	28	
		$C_{I,OAD} = 1000 pF$ for	f _{SW} = 100kHz	1, 2, 3		7	10	
		OUT, VIN = 12V,	$f_{SW} = 500 kHz$	1, 2, 3		10	13	
		PVIN = VLDO = 5V	f _{SW} = 1MHz	1, 2, 3		13.5	20	
I _{start}	Startup current	VIN = 3.5V		1, 2, 3		3.8	5	mA
I _{DD(dis)}	Standby current	EN = 0V		1, 2, 3			7	mA
			$5V \le VIN \le 14V,$ RVT = 10k Ω , RVB = 3.74k Ω	1, 2, 3	4.36	4.49	4.62	
VLDO	Internal linear regulator output voltage	C _{VLDO} = 1µF	5.5V ≤ VIN ≤ 14V, RVT = 10kΩ, RVB = 3.24kΩ	1, 2, 3	4.84	4.99	5.14	V
			6V ≤ VIN ≤ 14V, RVT = 10 kΩ, RVB = 2.87kΩ	1, 2, 3	5.31	5.48	5.65	
VLDO_DO	Internal linear dropout voltage	I _{VLDO} = 25mA, C _{VLDO}	= 1µF	1, 2, 3			0.4	V
	Maximum VLDO output current	VLDO ≥ 96% of VLDO at no load, C _{VLDO} = 1µF	VIN = VLDO + 0.5V	1, 2, 3	30 ⁽⁴⁾			
I_VLDO			VIN = VLDO + 1V	1, 2, 3	60 ⁽⁴⁾			mA
			VIN ≥ 7V	1, 2, 3	95 ⁽⁴⁾			
ENABLE AN		T						
V _{ENR}	Enable rising threshold			1, 2, 3	0.57	0.63	0.66	V
V _{ENF}	Enable falling threshold		1	1, 2, 3	0.48	0.52	0.55	V
	Enable input leakage current	VIN = 14V	EN = 1V	1, 2, 3		0.1	100	nA
			EN = 7V	1, 2, 3		1.5	250	nA
PVINUVLOR	PVIN UVLO rising			1, 2, 3	3.65	3.76	3.95	V
PVINUVLOF	PVIN UVLO falling			1, 2, 3	3.45	3.56	3.75	V
VINUVLOR	VIN UVLO rising			1, 2, 3	3.85	3.96	4.15	V
VINUVLOF	VIN UVLO falling			1, 2, 3	3.65	3.76	3.95	V
VLDO _{UVLOR}	VLDO UVLO rising			1, 2, 3	3.65	3.77	3.95	V
VLDO _{UVLOF}	VLDO UVLO falling			1, 2, 3	3.45	3.59	3.75	V
SOFT START								
I _{SS}	Soft-start current	SS = 0.3V		1, 2, 3	2.0	2.8	3.3	μΑ
ERROR AMP	LIFIER							
EA _{gm}	Error amplifier transconductance	–10µА < I _{COMP} < 10µ	A, V _(COMP) = 1V	1, 2, 3	1150	1750	2650	μA/V
EA _{DC}	DC gain	$V_{SENSE} = 0.6V$				13000		V/V
EA _{ISRC}	Error amplifier source current	V _(COMP) = 1V, 100mV	input overdrive	1, 2, 3	95		195	μA

7.5 Electrical Characteristics (continued)

T_A = -55°C to 125°C, PVIN = VIN = 4.5V to 14V, VLDO = 5V, no load on OUT (unless otherwise noted)

$\begin{array}{ c c c } \mbox{Env} & \mbox{Error amplifier sink current} & V_{(COMP)} = 1V, 100mV input overdrive} & 1, 2, 3 & 95 & 195 & \muA \\ \mbox{EA}_{no} & \begin{tabular}{lllllllllllllllllllllllllllllllllll$							
$ \begin{array}{ c c c c } \mbox{Error amplifier output resistance} & \end{tabular} & \end{tabuar} & \end$							
$ \begin{array}{ c c c c } EA_{OS} & \begin{array}{c c c c } Error amplifier input offset \\ voltage \end{array} & \begin{array}{c c c } I, 2, 3 & -4.5 & 5.5 & mV \\ \hline \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \$							
$ \begin{array}{ c c c c c } \hline EA_{BB} & \hline Error amplifier input bias \\ \hline Current & Input bias \\ \hline EA_{BW} & Bandwidth & Input bias \\ \hline CSCILLATOR & Input bias \\ \hline SYNC in low-level & VLDO = 4.5V & VIN < 5V & 1,2,3 & 0.88 \\ \hline VIN \geq 5V & 1,2,3 & 0.88 \\ \hline VIDO = 5.5V & VIN < 6V & 1,2,3 & 0.88 \\ \hline VIN \geq 6V & 1,2,3 & 0.88 \\ \hline VIN \geq 6V & 1,2,3 & 0.88 \\ \hline VIN \geq 6V & 1,2,3 & 0.88 \\ \hline VIN \geq 5V & 1,2,3 & 0.88 \\ \hline SYNC in high-level & VLOO = 4.5V & VIN < 5V & 1,2,3 & 0.88 \\ \hline VIDO = 5.5V & VIN < 5V & 1,2,3 & 0.88 \\ \hline VIN \geq 5V & 1,2,3 & 0.85 \\ \hline VIDO = 5.5V & VIN < 6V & 1,2,3 & 0.85 \\ \hline VIN \geq 6V & 1,2,3 & 0.55 \\ \hline VIDO = 5.5V & VIN < 6V & 1,2,3 & 0.55 \\ \hline VIN \geq 6V & 1,2,3 & 0.55 \\ \hline SYNC in frequency range & VIDO = 4.5V & VIN < 6V & 1,2,3 & 0.55 \\ \hline SYNC & SYNC in frequency range & VIDO = 0.55V & VIN < 6V & 1,2,3 & 0.55 \\ \hline SYNC & SYNC in frequency range & UIV < VIN < 6V & 1,2,3 & 0.55 \\ \hline SYNC & SYNC in duty cycle featernal Clock & 4,5,6 & 40\% & 60\% \\ \hline \end{array}$							
$\begin{array}{ c c c c c } \hline {\sf EA}_{\sf BW} & {\sf Bandwidth} & {\sf I}, 2, 3 & {\sf T}.5 & {\sf MHz} \\ \hline {\sf OSCILLATOR} \\ \hline {\sf OSCILLATOR} \\ \hline {\sf SYNC in low-level} & {\sf VLDO} = 4.5 {\sf V} & {\sf VIN} < 5 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 4.5 {\sf V} & {\sf VIN} < 5 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIN} \geq 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 4.5 {\sf V} & {\sf VIN} < 5 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIN} \geq 5 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 5 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.8 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.5 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.5 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.5 \\ \hline {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.5 \\ \hline {\sf SYNC} & {\sf SYNC} {\sf in frequency range} & {\sf VIDO} = 5.5 {\sf V} & {\sf VIN} < 6 {\sf V} & {\sf 1}, 2, 3 & {\sf O}.5 \\ \hline {\sf SYNC} & {\sf SYNC} {\sf in duty cycle} \\ \hline {\sf D}_{SYNC} & {\sf SYNC} {\sf in duty cycle} & {\sf Duty cycle of external clock} & {\sf 4}, 5, 6 & {\sf 400\%} & 60\% \\ \end{array} $							
$ \begin{array}{ c c c c c c } \hline \textbf{OSCILLATOR} \\ SYNC in low-level & VLDO = 4.5V & VIN < 5V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 5V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 5V & 1, 2, 3 & 0.8 \\ \hline VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 6V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 6V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 5V & 1, 2, 3 & 3.5 \\ \hline VIN \ge 5V & 1, 2, 3 & 3.5 \\ \hline VIN \ge 5V & 1, 2, 3 & 3.5 \\ \hline VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline VIN \ge 5V & 1, 2, 3 & 3.5 \\ \hline VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline VIN \ge 6V & 1, 2, 3 & 3.5 \\ \hline SYNC in high-level & VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline f_{SYNC} & SYNC in frequency range & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline D_{SYNC} & SYNC in duty cycle \\ \hline D_{SYNC} & SYNC in duty cycle \\ \hline Duty cycle of external clock & 4, 5, 6 & 40\% & 60\% \\ \hline \end{array}$							
$ \begin{array}{ c c c c c } & & & & & & & & & & & & & & & & & & &$							
$\begin{array}{ c c c c c c } & SYNC in low-level & \hline VLDO = 4.5V & VIN \geq 5V & 1, 2, 3 & 0.8 \\ \hline VLDO = 5.5V & VIN < 6V & 1, 2, 3 & 0.8 \\ \hline VIN \geq 6V & 1, 2, 3 & 0.8 \\ \hline VIN \geq 6V & 1, 2, 3 & 0.8 \\ \hline VIN \geq 6V & 1, 2, 3 & 0.8 \\ \hline VIN \geq 5V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 5V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 5V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 5V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 5V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 6V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 6V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 6V & 1, 2, 3 & 3.5 \\ \hline VIN \geq 6V & 1, 2, 3 & 3.5 \\ \hline SYNC & SYNC & in frequency range & VIN < 6V & 1, 2, 3 & 3.5 \\ \hline SYNC & SYNC & in duty cycle \\ \hline D_{SYNC} & SYNC & in duty cycle \\ \hline D_{SYNC} & SYNC & in duty cycle \\ \hline Duty cycle & of external clock & 4, 5, 6 & 40\% & 60\% \\ \hline \end{array}$							
$ \frac{V_{\text{LDO}} = 5.5V}{V_{\text{LDO}} = 5.5V} + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IN}} \ge 6V + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IN}} \ge 6V + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IN}} \ge 5V + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 4.5V + \frac{V_{\text{IN}} < 5V}{V_{\text{IN}} \ge 5V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 5V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{LDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IN}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IDO}} < 6V}{V_{\text{IN}} \ge 6V} + 1, 2, 3, 3.5, 0.8 \\ \hline V_{\text{IDO}} = 5.5V + \frac{V_{\text{IDO}} < 6V}{V_{\text{IDO}} \ge 5.5V} + \frac{V_{\text{IDO}} < 6V}{V_{\text{IDO}} = \frac{V_{\text{IDO}} < 5.5V}{V_{\text{IDO}} = \frac{V_{\text{IDO}} < 5.5V}{V_{\text{IDO}} \ge 5.5V} + \frac{V_{\text{IDO}} < 5.5V}{V_{\text{IDO}} \ge 5.5V} + \frac{V_{\text{IDO}} < 5.5V}{V_{\text{IDO}} = \frac{V_{\text{IDO}} < 5.5V}{V_{\text{IDO}} =$							
$ \begin{array}{ c c c c c c c c } \hline VLDO = 5.5V & VIN \ge 6V & 1, 2, 3 & 0.8 \\ \hline VIN \ge 6V & 1, 2, 3 & 0.8 \\ \hline VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 5V & 1, 2, 3 & 3.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & 1, 2, 3 & 0.5 & VIN \le 6V & VIN \le 6$							
$ \begin{array}{c} \mbox{SYNC}_{\rm IH} \\ \mbox{SYNC in high-level} \end{array} \begin{array}{c} \mbox{VLDO} = 4.5 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 5 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 5 \mbox{VIN} \leq 5 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VLDO} = 5.5 \mbox{VIN} \leq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{3.5} \\ \mbox{VIN} \geq 6 \mbox{V} & \mbox{I}, 2, 3 & \mbox{I}, 3, 5 & \mbox{I}, $							
$ \begin{array}{ c c c c c c c } SYNC in high-level & \hline VLDO = 4.5V & VIN \ge 5V & 1, 2, 3 & 3.5 & \\ \hline VLDO = 5.5V & \hline VIN \le 6V & 1, 2, 3 & 3.5 & \\ \hline VLDO = 5.5V & \hline VIN \ge 6V & 1, 2, 3 & 3.5 & \\ \hline VIN \ge 6V & 1, 2, 3 & 3.5 & \\ \hline VIN \ge 6V & 1, 2, 3 & 3.5 & \\ \hline SYNC & SYNC in frequency range & & & & & & & & & & & & \\ \hline SYNC & SYNC in duty cycle & & & & & & & & & & & & & & & & & & &$							
SYNC in high-level VIN < 6V 1, 2, 3 3.5 $VLDO = 5.5V$ $VIN < 6V$ 1, 2, 3 3.5 f_{SYNC} SYNC in frequency range 4, 5, 6 100 1000 kHz D_{SYNC} SYNC in duty cycle (TPS7H5020) Duty cycle of external clock 4, 5, 6 40% 60%							
VLDO = 5.5V VIN $\ge 6V$ 1, 2, 3 3.5 f _{SYNC} SYNC in frequency range 4, 5, 6 100 1000 kHz D _{SYNC} SYNC in duty cycle (TPS7H5020) Duty cycle of external clock 4, 5, 6 40% 60%							
f _{SYNC} SYNC in frequency range 4, 5, 6 100 1000 kHz D _{SYNC} SYNC in duty cycle (TPS7H5020) Duty cycle of external clock 4, 5, 6 40% 60%							
D _{SYNC} SYNC in duty cycle (TPS7H5020) Duty cycle of external clock 4, 5, 6 40% 60%							
D _{SYNC} SYNC in duty cycle (TPS7H5021) ⁽⁵⁾ Duty cycle of external clock 4, 5, 6 48% 52%							
DT _{INT} External clock to internal clock to internal clock detection time RT populated 9, 10, 11 2 5 (1/f _{sw}) s							
DT _{EXT} Internal clock to external clock detection time RT populated 9, 10, 11 2 5 (1/f _{sw}) s							
RT = 1.18MΩ 4, 5, 6 80 95 110							
RT programmed switching RT = 560kΩ 4, 5, 6 180 195 220							
r_{SW} frequency RT = 210kΩ 4, 5, 6 475 500 550 KHZ							
RT = 100kΩ 4, 5, 6 950 1000 1100							
VOLTAGE REFERENCE							
T _A = 25°C 1 0.597 0.600 0.603							
VREF Internal voltage reference ⁽²⁾ Measured at COMP, COMP = VSENSE $T_A = -55^{\circ}C$ 3 0.594 0.598 0.602 V							
$T_{A} = 125^{\circ}C \qquad 2 \qquad 0.597 0.601 0.604$							
REFCAP REFCAP voltage C _{REFCAP} = 470nF 1, 2, 3 1.211 1.223 1.235 V							
CURRENT SENSE							
CCSR COMP to CS_ILIM ratio RSC = open 1, 2, 3 1.94 2.0 2.06							
V _{CS_ILIM} Current limit (overcurrent) threshold 1, 2, 3 0.96 1.0 1.04 V							
CS_ILIM to OUT delay CS_ILIM = 1V to 90% of OUT falling 65 115 ns							
SLOPE COMPENSATION							
f _{SW} = 100kHz, RSC = 1.18MΩ 0.029							
$f_{SW} = 200 \text{ kHz}, \text{ RSC} = 562 \text{ k}\Omega$ 0.072							
So Stope compensation $f_{SW} = 500 \text{kHz}, \text{RSC} = 100 \text{k}\Omega$ 0.306 V/µs							
f _{SW} = 1000kHz, RSC = 49.9kΩ 0.605							
THERMAL SHUTDOWN							
T _{SD} Thermal shutdown entry 185 °C							

10 Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



7.5 Electrical Characteristics (continued)

 $T_A = -55^{\circ}C$ to $125^{\circ}C$, PVIN = VIN = 4.5V to 14V, VLDO = 5V, no load on OUT (unless otherwise noted)

	PARAMETER TEST CONDITIONS		SUBGROUP ⁽¹⁾	MIN T	ΓYΡ	MAX	UNIT		
T _{SD_HYS}	Thermal shutdown hysteresis					15		°C	
GATE DRIVE	R	1							
V _{OL}	Low-level voltage	I _{OL} = 50mA		1, 2, 3	0	.08	0.15	V	
PVIN - V _{OH}	High-level voltage	I _{OH} = 50mA		1, 2, 3	0).13	0.25	V	
			VIN = PVIN = 4.5V	9, 10, 11		7	16		
			VIN = PVIN = 5V	9, 10, 11		7	16		
		$C_{LOAD} = 1000 pF,$	VIN = PVIN = 12V	9, 10, 11		9.5	20		
t _{R_OUT}	OUT rise time		VIN = PVIN = 14V	9, 10, 11		11	20	ns	
			VIN = 12V, PVIN = VLDO	9, 10, 11		8.5	16		
		C _{LOAD} = 220pF, 10% to 90%	VIN = 12V, PVIN = VLDO	9, 10, 11		4.5	12		
			VIN = PVIN = 4.5V	9, 10, 11		6.5	16		
			VIN = PVIN = 5V	9, 10, 11		6.5	16		
	OUT fall time	C _{LOAD} = 1000pF, 90% to 10%	VIN = PVIN = 12V	9, 10, 11		9.5	20	ns	
t _{F_OUT}			VIN = PVIN = 14V	9, 10, 11	1	0.5	20		
			VIN = 12V, PVIN = VLDO	9, 10, 11		6.5	16		
		C _{LOAD} = 220pF, 90% to 10%	VIN = 12V, PVIN = VLDO	9, 10, 11		5	12		
	Peak source current	PVIN = 4.5V		1, 2, 3	0).55			
		PVIN = 5V		1, 2, 3		0.7			
		PVIN = 12V		1, 2, 3		1.2			
I _{OH}		PVIN = 14V		1, 2, 3		1.2		А	
		1/101 - 401/101/101 - 100/10000000000	VLDO = 4.5V	1, 2, 3	0).55			
		VIN = 120, PVIN = VLDO	VLDO = 5V	1, 2, 3		0.7			
			VLDO = 5.5V	1, 2, 3	0).85			
		PVIN = 4.5V		1, 2, 3		0.7			
		PVIN = 5V		1, 2, 3		0.8			
		PVIN = 12V		1, 2, 3		1.3			
I _{OL}	Peak sink current	PVIN = 14V		1, 2, 3		1.3		А	
			VLDO = 4.5V	1, 2, 3	1	.05			
		VIN = 12V, PVIN = VI DO	VLDO = 5V	1, 2, 3		1.3			
			VLDO = 5.5V	1, 2, 3	1	.55			
R _{OH}	Pull-up resistance	100mA from OUT		1, 2, 3		2.6	4.7	Ω	
R _{OL}	Pull-down resistance	100mA into OUT		1, 2, 3		1.6	2.8	Ω	
	Unpowered OUT clamp	Switching disabled, ,	PVIN = 0V	1, 2, 3		0.7	1		
VUCLAMP	voltage	1mA pull-up applied to OUT	age 1mA pull-up applied 0V < PVIN < 5	0V < PVIN < 5V	1, 2, 3		1.8	2.5	V
PWM AND DUTY CYCLE									
T _{LEB}	Leading edge blank time	$5V \le VIN \le 14V$, 10% of OUT rising to end of blanking		9, 10, 11		35	80	ns	

Copyright © 2025 Texas Instruments Incorporated



7.5 Electrical Characteristics (continued)

T_A = -55°C to 125°C, PVIN = VIN = 4.5V to 14V, VLDO = 5V, no load on OUT (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	SUBGROUP ⁽¹⁾	MIN	TYP	MAX	UNIT
t _{on_min}	Minimum on-time ⁽³⁾		9, 10, 11		135	165	ns
t _{off_min}	Minimum off-time (TPS7H5020) ⁽³⁾		9, 10, 11		55	65	ns
D _{MAX}	Maximum duty cycle (TPS7H5021) ⁽⁵⁾		9, 10, 11	43%	46%	50%	

(1) Subgroups are applicable for QML parts. For subgroup definitions, see Section 7.6.

(2) Measured at COMP pin to include error amplifier offset.

(3) See Minimum On-Time and Off-Time for additional details.

VLDO can support this current, at the least, for test conditions specified. However, for controller operation with PVIN connected to VLDO, it is recommended to keep the external current drawn from VLDO below this value for the most reliable operation.
 CONTROL CONTROL

(5) TPS7H5021 is a product preview device. This specification is provided for information only.

7.6 Quality Conformance Inspection

MIL-STD-883, Method 5005 - Group A

SUBGROUP	DESCRIPTION	TEMP (°C)
1	Static tests at	25
2	Static tests at	125
3	Static tests at	-55
4	Dynamic tests at	25
5	Dynamic tests at	125
6	Dynamic tests at	-55
7	Functional tests at	25
8A	Functional tests at	125
8B	Functional tests at	-55
9	Switching tests at	25
10	Switching tests at	125
11	Switching tests at	-55





7.7 Typical Characteristics





ADVANCE INFORMATION

7.7 Typical Characteristics (continued)







7.7 Typical Characteristics (continued)





ADVANCE INFORMATION

7.7 Typical Characteristics (continued)





7.7 Typical Characteristics (continued)

Typical characteristics shown are with PVIN=VIN from 4.5V to 14V, 500kHz switching frequency, and at $T_A = -55^{\circ}C$, 25°C, and 125°C, unless otherwise noted.



17

Submit Document Feedback

ADVANCE INFORMATION



8 Detailed Description

8.1 Overview

The TPS7H502x is a radiation-hardened current mode, single-ended PWM controller that contains an integrated gate driver. The device is capable of operation up to 1MHz in all operational modes. This controller is intended for use in space-grade power controller designs and can support topologies such as the flyback, forward, and the boost. The TPS7H5020 has a nominal maximum duty cycle of 100%, while the TPS7H5021 has a nominal 50% duty cycle limit.

The controller also features a 0.6V ±1% voltage reference to enable high accuracy converter designs. Features such as soft-start, enable, and adjustable slope-compensation are included in the controller, simplifying the overall converter design and minimizing the external components needed. The converter also can be synchronized to an external clock through the SYNC pin. The external clock synchronization range is from 100kHz to 1MHz, which is the same as the frequency range in internal oscillator mode.

The controller offers separate voltage inputs for the controller voltage and driver stage though the VIN and PVIN pins, respectively. The voltage range for both of these inputs is from 4.5V to 14V, and offers the user a great deal of flexibility. The integrated driver can be used with both silicon FETs (typical 12V gate voltage) as well as GaN power semiconductor devices (typical 5V gate voltage). When driving GaN devices, the VLDO regulator output can be tied directly to PVIN or a separate supply can be utilized at PVIN if the user desires. VLDO is programmable from 4.5V to 5.5V.



8.2 Functional Block Diagram





8.3 Feature Description

8.3.1 Input Voltage (VIN) and VLDO

During steady state operation, the input voltage of the TPS7H502x must be between 4.5V and 14V. A minimum bypass capacitance of at least 0.1µF is needed between VIN and AGND. The input bypass capacitors should be placed as close to the controller as possible. A resistor divider connected between VIN, EN, and GND can be used to adjust the input voltage UVLO.

The voltage applied at VIN serves as the input for the internal regulator that generates the voltage at VLDO. The VLDO output is programmable from 4.5V to 5.5V. This allows for connecting VLDO to PVIN and driving GaN power semiconductor devices using the controller. When programming VLDO, the resistor divider consists of two resistors: R_{VT} between VLDO and VLDO FB, and R_{VB} between VLDO FB and AGND. Equation 1 can be used to select the proper R_{VB} resistor.

$$R_{VB} = \frac{V_{REFCAP}}{V_{LDO} - V_{REFCAP}} \times R_{VT}$$

(1)

where:

- V_{REFCAP} is 1.223V (typical)
- VLDO is the desired output voltage of the internal regulator between 4.5V and 5.5V
- R_{VT} is the value of the top resistor, between VLDO and VLDO FB, selected by the user (i.e. $10k\Omega$)



Figure 8-1. Configuration for Programming VLDO Output Voltage

For applications in which VLDO is not used as the input to the driver stage, it is recommended to select resistors to set VLDO to 5V. The resistors R_{VT} and R_{VB} must always be populated. The maximum dropout voltage for the VLDO regulator is 0.4V. Note that as the headroom voltage increases for the VLDO regulator, its output current capacity also increases until the input voltage reaches 7V. At this point, the full current capability of the VLDO regulator is realized. See the Electrical Characteristics for more details. This becomes critical for applications in which VLDO is used to provide a regulated input voltage at PVIN for driving GaN FETs, as the gate current demanded by the FET is determined by:

$$I_g = Q_g \times f_{sw}$$

Copyright © 2025 Texas Instruments Incorporated



where:

- I_g is the gate current of the GaN FET
- $ilde{Q}_{g}$ is the total gate charge of the GaN FET (found in the manufacturer's data sheet)
- f_{sw} is the power converter switching frequency

The external current to be supplied to the FET by VLDO in this scenario should not exceed the capability of the regulator. The recommended capacitance to be connected at VLDO is 1μ F. The EN pin of the device can also be tied to VLDO.

8.3.2 Driver Input Voltage (PVIN)

The input voltage range of the driver stage of the TPS7H502x is between 4.5V and 14V. The voltage provided at the OUT pins of the device is approximately equal to the voltage supplied at PVIN. As such, the controller is able to be used to supply proper gate voltages for both silicon MOSFET and GaN FET based power converter designs. For silicon MOSFETs, the typical gate voltage is from 10V to 12V. GaN power semiconductor devices usually require 4.5V to 6V gate voltages. Since the required gate voltage is dependent on the switching device that is selected, the controller allows the user the capability to provide a voltage to the driver stage that is adequate for the specific application. PVIN can be tied directly to VIN for single supply operation. This configuration can be utilized for driving either silicon MOSFETs or GaN FETs. In this setup, the recommendation is to select R_{VT} and R_{VB} such that VLDO provides 5V for the internal circuitry. See *Input Voltage (VIN) and VLDO* for more details on programming the VLDO output.



Figure 8-2. Configuration for PVIN to VIN Connection

VLDO can also be connected to PVIN for a 4.5V to 5.5V regulated gate drive voltage. A minimum capacitance of 1 μ F is recommended from PVIN to PGND. When PVIN is connected to VLDO, this can include the 1 μ F capacitance required at VLDO. Additional capacitance can be used, but the total capacitance is not to exceed 4.7 μ F to maintain proper stability for the VLDO regulator.





Figure 8-3. Configuration for PVIN to VLDO connection

8.3.3 Start-Up

Before the output of the controller will start switching, the following conditions must be met:

- VLDO exceeds its rising UVLO threshold
- VIN exceeds its rising UVLO threshold
- PVIN exceeds its rising UVLO threshold
- The internal 1.2V bandgap voltage is available
- The enable signal EN is above the rising voltage threshold
- The device junction temperature is below the thermal shutdown threshold

Once all of the aforementioned conditions are satisfied, the soft-start process will be initiated.

8.3.4 Enable and Undervoltage Lockout (UVLO)

There are several methods for enabling the TPS7H502x through the EN pin. The pin can be tied directly to VLDO, which would allow for the device to be enabled as soon as the voltage on VLDO surpasses the rising edge voltage threshold of the EN pin. The pin can also be driven with an externally generated signal or a compatible PGOOD signal for instances in which sequencing is desired. Lastly, two resistors can be used to program the controller to enable when VIN surpasses a user determined threshold, as shown in Figure 8-4. The two resistors are configured as a divider, with one between VIN and EN and the other between EN and AGND.



Figure 8-4. Enable Pin Configuration Using Two External Resistors

Using Equation 3, the user can calculate the value for R_{UVLO_TOP} for a chosen value of R_{UVLO_BOT} based on the desired maximum start-up voltage for the device. With these selected resistors Equation 4 can be used to determine the minimum start-up voltage.

$$R_{UVLO_TOP} = R_{UVLO_BOT} \times \left(\frac{V_{START_MAX}}{V_{ENR_MAX}} - 1\right)$$
(3)

$$V_{\text{START}_{\text{MIN}}} = V_{\text{ENR}_{\text{MIN}}} \times \left(\frac{R_{\text{UVLO}_{\text{TOP}}}}{R_{\text{UVLO}_{\text{BOT}}}} + 1\right)$$
(4)

In the two-resistor configuration of Figure 8-4, the controller will also shut down due to undervoltage lockout when the input voltage falls below a particular threshold. This is due to the hysteresis of the EN pin. In order to determine the voltages at which shutdown is expected to occur, use Equation 5 and Equation 6.

$$V_{\text{STOP}_MAX} = V_{\text{ENF}_MAX} \times \left(\frac{R_{\text{UVLO}_\text{TOP}}}{R_{\text{UVLO}_\text{BOT}}} + 1\right)$$
(5)

$$V_{\text{STOP}_\text{MIN}} = V_{\text{ENF}_\text{MIN}} \times \left(\frac{R_{\text{UVLO}_\text{TOP}}}{R_{\text{UVLO}_\text{BOT}}} + 1\right)$$
(6)

It is important to note that the user should take care when selecting the values for R_{UVLO_TOP} and R_{UVLO_BOT} . It is recommended to optimize the selection of these resistors for start-up in order to ensure proper operation. The UVLO value must be approximately 75% or less of the input voltage in order to ensure that the device turns on as expected under all circumstances. Setting the UVLO any higher may cause issues with the turn-on of the device. Figure 8-5 shows the expected start-up and UVLO voltages on a 12V rail where the maximum start-up voltage is 90% of the nominal input voltage. In this instance, turn-off will occur when the input voltage falls to between 75% and 65% of its nominal value.





Figure 8-5. Start-Up and UVLO Values for Two-Resistor Configuration With VIN = 12V

8.3.5 Voltage Reference

The controller generates an internal 1.2V bandgap reference that is utilized throughout the various control logic blocks. This is the voltage present on the REFCAP pin during steady state operation. This voltage is divided down to 0.6V to produce the reference for the error amplifier. The error amplifier reference is measured at the COMP pin to account for offsets in the error amplifier and maintains regulation within $\pm 1\%$ as shown in *Specifications*. This tight reference tolerance allows for the user to design a highly accurate power converter. A 470nF capacitor to ground is required at the REFCAP pin for proper electrical operation as well as to ensure robust single-event transient (SET) performance of the device.

8.3.6 Error Amplifier

The TPS7H502x controller uses a transconductance error amplifier. The error amplifier compares the VSENSE pin voltage to the lower of the SS pin voltage or the internal 0.6V voltage reference. The transconductance of the error amplifier is 1500µA/V during normal operation. The frequency compensation network is connected between COMP pin and AGND. The error amplifier DC gain is typically 14,500V/V.

8.3.7 Output Voltage Programming

The output voltage of the power converter is set by using a resistor divider from V_{OUT} of the converter to the VSENSE pin. The output voltage must be divided down to nominal voltage reference of 0.6V. Equation 7 can be used to select R_{BOTTOM} .

$$R_{BOTTOM} = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R_{TOP}$$

(7)

where:

- V_{REF} is 0.6V (typical)
- V_{OUT} is the desired output voltage
- R_{TOP} is the value of the top resistor, selected by the user (i.e. $10k\Omega$)

The recommendation is to use low tolerance resistors (1% or less) for R_{BOTTOM} and R_{TOP} for improved output voltage setpoint accuracy.



8.3.8 Soft Start (SS)

The soft-start circuit increases the output voltage of the converter gradually until the steady-state programmed output is reached. During soft start, the error amplifier uses the voltage on the soft-start pin as its reference until the SS pin voltage rises above V_{REF} . Once the voltage at SS pin is above V_{REF} , the soft-start period is complete.

A capacitor between the SS pin and AGND controls the soft-start time of the PWM controller. The following equation can be used to select the capacitor for the desired soft-start time:

$$t_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$

(8)

ADVANCE INFORMATION

where:

- t_{SS} is the desired soft-start time
- V_{REF} is voltage reference of 0.6V (typical)
- I_{SS} is the soft-start charging current of 2.8µA (typical)

8.3.9 Switching Frequency and External Synchronization

The TPS7H502x controller has two modes for setting the switching frequency of the device: internal oscillator and external synchronization. The device is placed in one of these modes based on the state of the RT and SYNC pins. If there is a clock input detected on SYNC, it will run in external synchronization mode. Otherwise, the device runs on its internal oscillator at a frequency determined by a resistor from RT to AGND. RT must be populated in both operational modes.

Table 8-1. Oscillator Modes and Configurations

MODE	RT	SYNC	SWITCHING FREQUENCY
Internal Oscillator	Populated with resistor to AGND.	Floating	Configurable from 100kHz to 1MHz depending on RT value.
External Synchronization	Populated with resistor to AGND. Must be selected to match input clock frequency on SYNC.	Input for 100kHz to 1MHz external clock.	Synchronized to SYNC input clock. Switching is in phase with external clock at 1:1 frequency.

8.3.9.1 Internal Oscillator Mode

A resistor from the RT pin to AGND sets the switching frequency of the device. The TPS7H502x controller has a nominal switching frequency range of 100kHz to 1MHz. In internal oscillator mode, the RT pin must be populated. Equation 9 shows the calculation for the RT value based on the desired switching frequency. The curve in Figure 8-6 shows the RT value that corresponds to a given switching frequency for the TPS7H502x.

$$RT = \frac{112390}{f_{SW}} - 14.2$$

(9)

where:

RT is in kΩ

• f_{sw} is in kHz





Figure 8-6. RT vs Switching Frequency

8.3.9.2 External Synchronization Mode

The controller can be used in external synchronization mode by applying a clock to the SYNC pin. The external clock that is applied must be set to the desired switching frequency. The external clock must be in the range of 100kHz to 1MHz with a duty cycle of 50%. It is recommended to use an external clock with 50% duty cycle. The controller will switch in phase with the clock signal that is applied at the SYNC pin during this mode. Note that the SYNC pin only operates as an input for the controller.

When operating in external syncrhonization mode, the RT pin must be populated with a resistor to AGND. The switching frequency set by the RT resistor should be within ±10% of the external clock frequency. The switching frequency is 1:1 with the external clock frequency. In the event that the controller is operating in internal oscillator mode before the application of the clock on the SYNC pin, it will take approximately 2-5 cycles after the clock is applied before the detection and switchover is made. If operating in external synchronization mode and the clock is lost, it takes approximately 2-5 cycles for the detection to be made, after which the switch to the internal oscillator will occur.



TPS7H5020-SEP SLVSHI9 – MARCH 2025



Figure 8-7. Internal to External Clock Transition

27





Figure 8-8. External to Internal Clock Transition

8.3.10 Duty Cycle Limit

The TPS7H5020 controller has a nominal 100% maximum duty cycle. In this controller, the output is capable of 100% duty cycle, but it is advised that the user impose a maximum duty cycle based on the controller minimum off-time as described in *Minimum On-Time and Off-Time*.

The TPS7H5021 controller has a nominal 50% maximum duty cycle. Refer to *Specifications* for the specifications related to this duty cycle limit. Note that if the external synchronization oscillator mode is used with this device, it is advised to provide an external clock with a precise 50% duty cycle in order to ensure that the device specifications are met. Using an external clock with a duty cycle range beyond 50 \pm 2% may result in sub-optimal maximum duty cycles.

Table 0-2. TP 37 H302X Waximum Duty Cycles		
DEVICE	MAXIMUM DUTY CYCLE (NOMINAL)	
TPS7H5020	100%	
TPS7H5021	50%	

Table 8-2.	TPS7H502x	Maximum	Duty	Cycles
------------	-----------	---------	------	--------

8.3.11 Minimum On-Time and Off-Time

The TPS7H502x output has a minimum on-time of approximately 120ns (typical). The minimum on-time is the smallest time duration for which the output remains in the on-state. As such, the minimum on-time can impose a restraint on the input-to-output conversion ratio of the power converter design. To overcome minimum on-time restrictions, careful selection of both the converter switching frequency and the transformer turns ratio (if applicable) is needed. For single switch forward, flyback, and boost converters in continuous conduction mode, the following equations can be used to check that the on time of the main power switch is sufficient for the intended design.

TPS7H5020-SEP

(10)

SLVSHI9 - MARCH 2025



For forward:

$$t_{on_min} < \frac{V_{OUT} + V_D}{(V_{IN} \times N_{SP}) \times f_{SW}}$$

where:

- ton min is the minimum on-time of the controller, with a maximum value of 130ns
- V_{OUT} is the desired output voltage of the converter
- V_{IN} is the input voltage of the converter
- V_D is the forward voltage of the rectifier diode
- N_{PS} is the primary-to-secondary turns ratio of the transformer
- N_{SP} is the secondary-to-primary turns ratio of the transformer (the inverse of N_{PS})
- f_{SW} is the desired switching frequency of the converter

For flyback:

$$t_{on_min} < \frac{(V_{OUT} + V_D) \times N_{PS}}{(V_{IN} + (V_{OUT} + V_D) \times N_{PS}) \times f_{SW}}$$
(11)

For boost:

$$t_{on_min} < \frac{V_{OUT} + V_D - V_{IN}}{(V_{OUT} + V_D) \times f_{SW}}$$
(12)

Likewise, the minimum off-time also imposes restrictions on the converter operation. The minimum off-time is the smallest time duration that the output must remain off before subsequent turn-on. If the output is turned off during the switching cycle due to normal PWM operation, the output remains in the off-state for at least 40ns (typical). In most applications, the duty cycle of the converter during steady state remains well below 100% and allows for the output to be off much longer than this duration. The minimum off-time for the controller is not a concern for the TPS7H5021 in which the duty cycle is restricted to a 50% nominal maximum.

There are circumstances in which the mimimum off-time must be taken into consideration when using the TPS7H5020 in power converter designs. Specifically, such cases occur when duty cycle is near 100% and turn-off happens close to the beginning of the next switching cycle. The intended off-time in these applications, as dictated by the converter feedback loop, is less than the minimum off-time of the controller. As such, the minimum off-time duration of the controller delays the output turn-on in the following switching cycle. While this must be taken into account at all operational frequencies, the effect is more pronounced at higher frequencies in which the minimum off-time constitutes a higher portion of the switching period. For example, at 1MHz switching frequency, the turn-on of the next cycle is delayed if the duty cycle surpasses 96% (nominal). To maintain the expected operation of the converter during steady-state, a maximum duty cycle can be imposed by the user on the converter design as shown in Equation 13.

$$D_{MAX} < 1 - (t_{off_min} \times f_{SW})$$

where:

- D_{MAX} is the recommended maximum converter duty cycle to avoid delayed turn-on in the next cycle
- t_{off min} is the minimum off-time of the controller, with a maximum limit of 60ns
- f_{SW} is the converter switching frequency

8.3.12 Pulse Skipping

In order to prevent converter operational issues related to the minimum on-time of the controller during start-up and transient periods, specifically during high frequency operation, a pulse skipping mode has been implemented for the TPS7H502x controller. During this mode, the output will stop switching periodically. Having a minimum on-time that is too long in duration during high frequency operation can lead to an issue such as current runaway during the soft-start period. Pulse skipping allows for overcoming this issue by reducing the

Copyright © 2025 Texas Instruments Incorporated

(13)



peak current during the start-up period. In high frequency converter designs where the V_{IN} to V_{OUT} ratio of the converter may lead to required duty cycles that are less than the minimum on-time, the controller output will skip pulses in order to maintain the required output voltage. Pulse skipping will occur when both of the following conditions are present:

- The voltage at the COMP pin is less than 0.3V at the rising edge of the system clock
- The previous duty cycle was less than 50%

Note that for the TPS7H5021, the duty cycle is always less than 50% so only the first condition is necessary to initiate the pulse skipping.

8.3.13 Leading Edge Blank Time

After OUT goes high, a leading edge blank time is implemented to prevent transients and noise on the sensed current waveform from being detected by the current sensing loop after the initial turn-on of the primary power switch. The leading edge blank time is fixed at 35ns (typical). An RC filter can also be used at the CS_ILIM pin to further remove any noise, provided that the cutoff frequency is sufficiently larger than the switching frequency of the converter. The general rule-of-thumb is that the target cutoff is 10× the switching frequency.

8.3.14 Current Sense and PWM Generation (CS_ILIM)

The CS_ILIM pin is driven by a signal representative of the main switch current of the power converter. The current signal has to have compatible input range of the COMP pin. As shown in Figure 8-9, the COMP pin voltage is used as the reference for the peak current. The output of the controller, OUT, is turned on by the internal clock signal and turned off when the peak of the sensed current signal reaches the COMP/CCSR pin voltage (which is approximately COMP/2). Note that this peak sensed current signal that is compared to COMP/CCSR at the PWM comparator contains an offset voltage of 150mV. The CS_ILIM pin is also used to configure the current limit for the controller. If slope compensation is implemented using the RSC pin, then the peak sensed current intersects the slope-compensated COMP/CCSR voltage. In instances which the user desires to bypass the internal error amplifier and drive COMP externally, the usable voltage range of the pin is approximately up to 2.3V. Since the CS_ILIM threshold for activating current limit is 1V and COMP is scaled down by CCSR, any external voltage applied to COMP that is greater than 2.3V is beyond the voltage to which the PWM comparator and feedback loop will react.



Figure 8-9. Peak Current Mode Control and PWM Generation

A resistor from CS_ILIM to AGND is used to detect current for both proper PWM operation and overcurrent protection. The current limit threshold V_{CS} ILIM, is specified as 1V (nominal) in the electrical specifications. This



indicates that when the voltage on this pin reaches this threshold, the device will enter current limiting and turn off the output (OUT). Equation 14 shows the calculation for determining the value of the sense resistor for a selected current limit.

$$R_{CS} = \frac{V_{CS_ILIM}}{I_{LIM}}$$
(14)

Note that the value of I_{LIM} has to account for where and how the current is being sensed. In the case of an isolated converter using primary-side control with the sense resistor between source of primary FET to AGND, I_{LIM} must be calculated appropriately with respect to the load current. Regardless of the topology, the user should ensure that there is sufficient margin between the peak current during normal operation and the overcurrent trip point when determining the value of R_{CS}.

8.3.15 Gate Driver Output

The TPS7H502x can be used to drive power semiconductor devices that require a gate voltage from 4.5V to 14V, making the controller acceptable for both silicon MOSFET and GaN FET based power converters. The gate driver stage has split outputs. These outputs are OUTH and OUTL, which are the sourcing and sinking outputs, respectively. These split outputs offer the flexibility to adjust the turn-on and turn-off speed independently by placing additional resistance to either the turn-on or turn-off path of the power device that is being driven. These outputs are capable of both sourcing and sinking 1.2A (typical) at 12V input on PVIN.

8.3.16 Unpowered Voltage Clamp

The TPS7H502x includes a voltage clamp on the gate driver output. This clamp is active only when VIN is less than approximately 2V. With low voltage on VIN, the internal OUTL driver is not adequately powered and thus is incapable of actively pulling the driver output low. This potentially leaves the driver output in a high-impedance state, and the unpowered voltage clamp was added to mitigate this issue. This unpowered clamp is only operational while the controller is disabled.

The bus voltage VBUS of the converter can begin to rise while the controller input VIN is low. Without a sufficiently low impedance between OUTL and PGND, the slew rate (dV/dt) of the bus voltage can cause an unintentional turn-on of the FET through the gate-drain capacitance C_{GD} . The induced current through C_{GD} can charge the gate-source capacitance C_{GS} above the gate-source threshold of the FET, enabling undesired current flow from VBUS to PGND. The unpowered voltage clamp limits the voltage at the gate of the FET until such time as the driver has sufficient voltage and the controller is enabled. The voltage clamp values can be viewed in the *Specifications* table. After the controller is enabled, the voltage clamp is deactivated and does not interfere with the normal operation of the controller and driver. Note that the criteria for deactivating the clamp are the same as those required for start-up of the device, as outlined in *Start-Up*. An external pull-down resistor can be used between OUT to PGND as a supplement to the unpowered voltage clamp to further mitigate issues related to unintentional turn-on. A pull-down resistor in the range of $10k\Omega$ to $50k\Omega$ is recommended, if used. Note that the addition of the external resistor slightly increases the quiescent and operating currents for the device, with a smaller resistor causing a larger increase in these currents.



Figure 8-10. Unpowered Voltage Clamp

8.3.17 Sourcing Driver Return (OUTH_REF)

The return for the sourcing driver (OUTH) stage of the driver is pinned out to OUTH_REF so that a 220nF external capacitor can be connected during certain operating conditions. The voltage at OUTH_REF is nominally 6V less than that at PVIN. Allowing for an external capacitor connection between this pin and PVIN not only improves the transient performance of the driver, but also provides mitigation against radiation induced single-event transients (SETs). Note that the OUTH_REF capacitor is only needed when the external voltage applied at PVIN is greater than or equal to 6V. When PVIN is less than 6V, OUTH_REF can be directly connected to PGND.

Table 8-3. OU	H_REF	Connections
---------------	-------	-------------

DRIVER INPUT VOLTAGE	CONFIGURATION
PVIN < 6V	Connect OUTH_REF to PGND
PVIN ≥ 6V	Connect a 220nF capacitor between OUTH_REF and PVIN

8.3.18 Slope Compensation (RSC)

When utilizing peak current mode control in switching power converter design, the converter can enter into an unstable state when the duty cycle for the main power switch rises above 50%. Basically, the converter will be in a state where the error between the peak current and average current increases with each subsequent switching cycle. This instability, known as subharmonic oscillation, can be mitigated by adding slope compensation. For the TPS7H502x, the slope compensation is in the form of a voltage ramp that is subtracted from the error amplifier output divided down by the parameter CCSR (COMP to CS_ILIM ratio). The minimum slope compensation for stability over the entire duty cycle range is equal to $0.5 \times m$, where *m* is the inductor falling current slope. The recommended slope compensation is $1 \times m$, as any increase above this value will not improve stability.

For the forward converter and boost converter, the slope compensation can be set equal to the downward slope of the output inductor current. For the flyback converter, the slope compensation is calculated using the downward slope of the current in the flyback transformer. In the isolated topologies, note that the sensed current waveform would also need to take into account the turns ratio of the transformer.

Texas

Instruments

www.ti.com



For forward:

For flyback:

$$SC = \frac{V_{OUT} \times R_{CS} \times A_{CS}}{L_{PRI} \times N_{PS}}$$
(16)

For boost:

$$SC = \frac{(V_{OUT} - V_{IN}) \times R_{CS} \times A_{CS}}{I}$$
(1)

where:

- SC is the slope compensation value in V/µs
- L_{OUT} is the output inductor value in μ H (forward)
- L_{PRI} is the primary inductance value in µH (flyback)
- L is the inductor value in µH (boost)
- N_{PS} is the primary-to-secondary turns ratio
- R_{CS} is the value of the current sense resistor in Ω
- A_{CS} is the gain associated with the current sense stage, including the current sense amplifier and transformer, if used
- V_{OUT} is the converter output voltage
- V_{IN} is the converter input voltage

For the TPS7H502x controller, a resistor from the RSC pin to AGND can be used to set the desired slope compensation. Equation 18 shows the calculation for determining the proper resistor value for RSC.

$$RSC = \frac{29.5}{sc^{1.07}}$$
(18)

where:

- SC is the desired slope compensation is V/µs
- RSC is in kΩ

8.3.19 Frequency Compensation

Since the TPS7H502x uses a transconductance error amplifier (OTA), either Type 2A or Type 2B frequency compensation can be applied. The primary difference between the two compensation schemes is that Type 2A has an additional capacitor C_{HF} in parallel with R_{COMP} and C_{COMP} in order to provide high-frequency noise attenuation. These components will be connected between the COMP pin of the controller, which is the OTA output, and AGND.







For the topologies supported by the TPS7H502x, the following procedure and equations can be used to select the compensation components. All parameters in the equations are in standard units unless otherwise indicated (that is, H for inductance, F for capacitance, Hz for frequency, and so on).

- 1. Select the desired crossover frequency (f_c) for the converter. Note that for boost and flyback converters, there is a right-half-plane (RHP) zero, which limits the target crossover frequency of the converter. For these topologies, the crossover should be between one-fourth to one-tenth of the RHP zero frequency. For the forward converter, the crossover frequency should be no more than one-tenth of the switching frequency.
- 2. Calculate the transconductance G_{M} of the power stage.
 - For the forward converter:

$$G_{\rm M} = \frac{N_{\rm PS}}{A_{\rm CS} \times R_{\rm CS}} \tag{19}$$

· For the flyback converter:

$$G_{\rm M} = \frac{(1 - D_{\rm MAX}) \times N_{\rm PS}}{A_{\rm CS} \times R_{\rm CS}}$$
(20)

• For the boost converter:

$$G_{\rm M} = \frac{(1 - D_{\rm MAX})}{A_{\rm CS} \times R_{\rm CS}}$$
(21)

where:

- N_{PS} is the primary-to-secondary turns ratio of the transformer
- A_{CS} is the gain associated with the current sense stage
- R_{CS} is the current sense resistor value in Ω



- D_{MAX} is the maximum duty cycle for the application
- 3. Calculate the gain A_{VM} of the error amplifier network in order to achieve the target crossover frequency:

$$A_{VM} = \frac{2\pi \times f_C \times C_{OUT}}{G_M}$$
(22)

where:

- f_C is the target crossover frequency
- C_{OUT} is converter output capacitance
- G_M is the power stage transconductance
- 4. Calculate R_{COMP} based on the required gain A_{VM}, the error amplifier transconductance g_{mea}, and the feedback resistor values:

$$R_{\text{COMP}} = \frac{A_{\text{VM}}}{g_{\text{mea}} \times K_{\text{FB}}}$$
(23)

where:

$$K_{FB} = \frac{R_{BOTTOM}}{R_{BOTTOM} + R_{TOP}}$$
(24)

5. The zero of the error amplifier network should be set equal to approximately one-tenth of the target crossover frequency:

$$f_{ZEA} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}} = \frac{f_C}{10}$$
(25)

therefore:

$$C_{\text{COMP}} = \frac{1}{2\pi \times (0.1 \times f_{\text{C}}) \times R_{\text{COMP}}}$$
(26)

6. Set the high frequency pole of the compensator. For the forward converter, this can be set equal to frequency of the ESR zero for the converter. For the boost and flyback, it should be set to the lower of the ESR zero and RHP zero.

$$f_{\rm HF} = \frac{1}{2\pi \times R_{\rm COMP} \times C_{\rm HF}} = f_{\rm Z_ESR} \text{ or } f_{\rm RHPZ}$$
(27)

therefore:

$$C_{\rm HF} = \frac{1}{2\pi \times f_{\rm Z}_{\rm ESR} \times R_{\rm COMP}}$$
(28)

or:

$$C_{\rm HF} = \frac{1}{2\pi \times f_{\rm RHPZ} \times R_{\rm COMP}}$$
(29)

Note that the procedure outlined is intended as a starting point for component selection. Frequency compensation is often an iterative process and the best values are typically obtained through hardware testing of the converter.

8.3.20 Thermal Shutdown

The internal thermal shutdown circuitry forces the device to stop switching if the junction temperature exceeds 185°C (typical). The device reinitiates the power-up sequence when the junction temperature drops below 170°C (typical).

8.4 Device Functional Modes

The TPS7H502x series uses fixed frequency, peak current mode control. The controller regulates the peak current and duty cycle of the converter. The internal oscillator initiates the turn-on of the gate driver output for the power switch. The external power switch current is sensed through an external resistor and compared via

Copyright © 2025 Texas Instruments Incorporated





internal comparator. The voltage generated at the COMP pin is stepped down via internal resistors. When the sensed current reaches the stepped down COMP voltage, the power switch is then turned off.



9 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

9.1 Application Information

The TPS7H502x is a radiation-hardness-assured PWM controller with an integrated gate driver. The driver has an input voltage range of 4.5V to 14V and offers a programmable switching frequency up to 1MHz. Furthermore, the integrated driver can be configured to operate with GaN FETs by utilizing the programmable LDO of the controller and making a connection from its output to PVIN. A higher voltage input up to 14V can be used at PVIN in order to use the driver in conjunction with silicon MOSFETs. The controller can support a number of different power supply topologies, including but not limited to: flyback, forward, and boost.

9.2 Typical Application



Figure 9-1. Typical Application Schematic

9.2.1 Design Requirements

The example provided details the design of a flyback converter using a GaN power semiconductor device as the primary switching FET. The intent is to show how to determine the component selection for the TPS7H5020 as well as key components of the converter power stage.



DESIGN PARAMETER	VALUE		
Input voltage range	22V to 36V, 28V nominal		
Output voltage	5V ±10%		
Maximum output current	4A		
Switching frequency	500kHz		
Target bandwidth	~4kHz		
Full load step (4A) transient response	≤ 375mV		

Table 9-1. Design Parameters

9.2.2 Detailed Design Procedure

9.2.2.1 Switching Frequency

The flyback converter was designed to operate at a switching frequency of 500kHz. For space-grade converter designs, the benefits of GaN power devices over silicon counterparts are readily apparent at this switching frequency. Using Equation 30, the required RT resistor for the desired frequency can be determined. Note that the value of f_{SW} is in kHz and RT is giving in k Ω .

$$RT = \frac{112390}{f_{SW}} - 14.2$$
(30)
$$RT = \frac{112390}{500} - 14.2 = 210.5 k\Omega$$
(31)

A standard resistor value of $210k\Omega$ is ideal for the design. A slightly lower value of $205k\Omega$ was used due to availability.

9.2.2.2 Output Voltage Programming Resistor Selection

The converter has an output voltage of 5V. Select the feedback resistor divider connected to VSENSE to correspond to the desired V_{OUT} . With a resistor of 10k Ω selected for R_{TOP} , the value of the bottom resistor in the divider can be calculated.

$$R_{BOTTOM} = \frac{V_{REF}}{V_{OUT} - V_{REF}} \times R_{TOP}$$
(32)

$$R_{BOTTOM} = \frac{0.6V}{5V - 0.6V} \times 10k\Omega = 1.36k\Omega$$
(33)

The values for R_{TOP} and R_{BOTTOM} needed are $10k\Omega$ and $1.37k\Omega$, respectively.

9.2.2.3 Driver PVIN Configuration

For the design example, the intended power semiconductor device is a GaN FET. As such, VLDO will be connected to PVIN of the driver. VLDO can be programmed from 4.5V to 5.5V, and in this instance a nominal drive voltage of 5V is selected. In order to program VLDO for 5V operation, Equation 34 is used to select the proper resistor between VLDO_FB and GND.

$$R_{VB} = \frac{V_{REFCAP}}{V_{LDO} - V_{REFCAP}} \times R_{VT}$$
(34)

$$R_{VB} = \frac{1.225V}{5V - 1.225V} \times 10k\Omega = 3245\Omega$$
(35)

The value of R_{VB} is selected as 3.24k Ω . Since PVIN is connected to VLDO and less than 6V, OUTH_REF should be connected directly to GND per Table 8-3.



ADVANCE INFORMATION

9.2.2.4 Soft-Start Capacitor Selection

The soft-start time was chosen to be sufficiently long to limit inrush current for this design. The value of the soft-start capacitor selected was 33nF. Based on this value, the soft-start time can be calculated.

$$t_{SS} = \frac{C_{SS} \times V_{REF}}{I_{SS}}$$
(36)

$$t_{SS} = \frac{33nF \times 0.6V}{2.8\mu A} = 7.07ms$$
(37)

The soft-start time is approximately 7.1ms for the design.

9.2.2.5 Transformer Design

The turns ratio and primary inductance of the transformer are determined based on the target specifications of the converter. The turns ratio is calculated based on a maximum duty cycle of 35% targeted for the design.

$$N_{PS_MAX} = \frac{V_{IN_MIN} \times D_{MAX}}{(V_{OUT} + V_D) \times (1 - D_{MAX})}$$
(38)

$$N_{PS_MAX} = \frac{22V \times 0.35}{(5V + 0.7) \times (1 - 0.35)} = 2.08$$
(39)

A turns ratio of 2 is selected for the design. Based on the actual turns ratio, the minimum and maximum duty cycle can be calculated.

$$D_{MIN} = \frac{(V_{OUT} + V_D) \times N_{PS}}{(V_{OUT} + V_D) \times N_{PS} + V_{IN} MAX}$$
(40)

$$D_{MIN} = \frac{(5V + 0.7V) \times 2}{(5V + 0.7V) \times 2 + 22V} = 0.241$$
(41)

$$D_{MAX} = \frac{(V_{OUT} + V_D) \times N_{PS}}{(V_{OUT} + V_D) \times N_{PS} + V_{IN}MIN}$$
(42)

$$D_{MAX} = \frac{(5V + 0.7V) \times 2}{(5V + 0.7V) \times 2 + 22V} = 0.341$$
(43)

The primary inductance was calculated based on a 20% current ripple.

$$L_{P} = \frac{V_{IN}MAX}^{2} \times D_{MIN}^{2}}{V_{OUT} \times I_{OUT} \times f_{SW} \times \%_{RIPPLE}}$$
(44)

$$L_{\rm P} = \frac{36V^2 \times 0.24^2}{5V \times 4A \times 500 \rm{kHz} \times 0.2} = 37.3 \mu \rm{H}$$
(45)

The primary inductance selected for the actual design was 30μ H, which results in an actual ripple of approximately 25%. The following equations detail how to calculate transformer primary and secondary currents that are critical for proper design of the transformer. These equations are useful for defining the physical structure of the transformer.

$$I_{RIPPLE} = \frac{V_{OUT} \times I_{OUT} \times \%_{RIPPLE}}{V_{IN} MAX \times D_{MIN}}$$
(46)

$$I_{RIPPLE} = \frac{5V \times 4A \times 0.25}{36V \times 0.24} = 0.58A$$
(47)

$$I_{PRI_PEAK} = \frac{V_{OUT} \times I_{OUT}}{V_{IN_MIN} \times D_{MAX} \times \eta} + \frac{I_{RIPPLE}}{2}$$
(48)

 $I_{PRI_PEAK} = \frac{5V \times 4A}{22V \times 0.35 \times 0.85} + \frac{0.58A}{2} = 3.35A$ (49)

$$I_{PRI_RMS} = \sqrt{D_{MAX} \times \left(\frac{V_{OUT} \times I_{OUT}}{V_{IN_MIN} \times D_{MAX}}\right)^2 + \frac{I_{RIPPLE}^2}{3}}$$
(50)

$$I_{PRI_RMS} = \sqrt{0.35 \times \left(\frac{5V \times 4A}{22V \times 0.35}\right)^2 + \frac{0.58A^2}{3}} = 1.57A$$
(51)

$$I_{SEC_{RMS}} = \sqrt{\left(1 - D_{MAX}\right) \times I_{OUT}^2 + \frac{\left(I_{RIPPLE} \times N_{PS}\right)^2}{3}}$$
(52)

$$I_{SEC_RMS} = \sqrt{(1 - 0.35) \times 4A^2 + \frac{(0.58A \times 2)^2}{3}} = 3.29A$$
(53)

9.2.2.6 Primary Power Switch Selection

In the flyback topology, the maximum voltage that can be applied at the drain of the FET is calculated according to Equation 54.

$$V_{DS} = (V_{IN MAX} + V_L) + N_{PS} \times (V_{OUT} + V_D)$$
(54)

$$V_{\rm DS} = (36V + 12V) + 2 \times (5V + 0.7V) = 59.4V$$
(55)

At a minimum, a 60V rated FET is needed for the application. Practically, a FET with a higher voltage rating needs to be selected to allow for transient spikes and ringing. Furthermore, the current rating of the FET needs to be higher than the primary currents that were calculated in *Transformer Design*. The selected GaN device has a voltage rating of 200V, with a 22A current rating.

9.2.2.7 Output Diode Selection

The maximum voltage stress experienced by the diode on the secondary side can be calculated using Equation 56.

$$V_{D_STRESS} = V_{OUT} + \frac{V_{IN_MAX}}{N_{PS}}$$
(56)

$$V_{D_STRESS} = 5V + \frac{36V}{2} = 23V$$
 (57)

The maximum expected voltage is 23V, but a higher rating needs to be selected to provide margin by allowing for transient voltage spikes. Note that an RC snubber across the output diode is potentially required depending on the extent and magnitude of the ringing across the power diode at turn-off. The current rating of the diode needs to be sufficient to handle the maximum load current of the converter. The diode was selected to have ratings of 80V and 15A to provide significant margin above the maximum operating conditions.

9.2.2.8 RCD Clamp

Since the leakage inductance and parasitic capacitances in the converter and printed circuit board can create excessive ringing at the drain of the FET which can ultimately prove problematic, a RCD clamp is used to sufficiently dampen the magnitude and frequency of the ringing to well within the selected voltage rating of the FET.

Generally, these values are optimized during testing since the ringing is highly dependent on the printed circuit board parasitics. However, as a starting point, the following equations can be used to determine the value of the clamping resistor and capacitor, R_{CLAMP} and C_{CLAMP} , respectively, based on the desired allowable overshoot.

$$V_{CLAMP} = K_{CLAMP} \times N_{PS} \times (V_{OUT} + V_D)$$

(58)

STRUMENTS

www.ti.com

The parameter K_{CLAMP} defines the target overshoot value. For example, set K_{CLAMP} to 1.5 for 50% allowable overshoot.

Next, the leakage inductance $L_{LEAKAGE}$ and peak primary current I_{PRI_PEAK} of the transformer can be used to approximate the clamp resistor. The clamp capacitor value can be determined thereafter. Note that ΔV_{CLAMP} defines the allowable ripple for the clamp capacitor as a percentage of the desired clamp voltage. For example, for 2% ripple set ΔV_{CLAMP} to 0.02.

$$R_{CLAMP} = \frac{V_{CLAMP}^{2}}{\frac{1}{2} \times L_{LEAKAGE} \times I_{PRI_PEAK}^{2} \times \frac{V_{CLAMP}}{V_{CLAMP} - N_{PS} \times (V_{OUT} + V_{D})} \times f_{SW}}$$

$$C_{CLAMP} = \frac{1}{\Delta V_{CLAMP} \times V_{CLAMP} \times R_{CLAMP} \times f_{SW}}$$
(59)

9.2.2.9 Output Capacitance Selection

Generally, there are two different calculations that can be used to determine the output capacitance required for the converter. The first, shown in Equation 61, determines the amount of output capacitance that is needed to meet the output voltage ripple requirements of the design. The first calculates the amount of capacitance required to meet the maximum allowable voltage deviation at the output in response to a worst-case load transient as shown in Equation 63. Once the two calculations are performed, the maximum of these should be chosen as the output capacitance for the design. The calculations are shown for target voltage ripple of 2% of the output voltage and maximum allowable voltage deviation of 7.5% of the output voltage.

$C_{OUT} > \frac{I_{OUT} \times D_{MAX}}{V_{RIPPLE} \times f_{SW}}$	(61)
$C_{OUT} > \frac{4A \times 0.35}{100 \text{mV} \times 500 \text{kHz}} = 28 \mu \text{F}$	(62)
$C_{OUT} > \frac{\Delta I_{STEP}}{2\pi \times \Delta V_{OUT} \times f_C}$	(63)
$C_{OUT} > \frac{4A}{2\pi \times 375 \text{mV} \times 4\text{kHz}} = 424.4 \mu\text{F}$	(64)

Based on the calculations, at least 425µF of output capacitance is required. When selecting capacitors, consider any derating of capacitance that is needed to account for aging, temperature, and DC bias.

For space-grade converter designs, there is another consideration when selecting the output capacitance. This is the impact of radiation induced single event transients (SET). Single energetic particle strikes can lead to momentary variation in the PWM variation of the controller, which in turn can lead to output voltage transients in the converter. Thus, even though the value above provides a minimum value to account for voltage ripple and/or load transients, additional capacitance is likely needed for adequate SET mitigation. For the design example, approximately 470µF of total output capacitance was used.

An additional output filter can be used to further reduce the noise of the output stage if deemed necessary. This output filter consists of an additional inductor and a small amount of ceramic capacitance. The filter inductance is then located between the added ceramic capacitance and the bulk output capacitance that was determined to be required for the design. This approach can drastically reduce the output voltage ripple without significantly increasing the size and/or number of components required. The key for the secondary filter design is to choose the resonant frequency such that it is higher than the targeted crossover frequency yet well below the switching frequency and ESR zero of the bulk output capacitance. Equation 65, Equation 66, and Equation 67 can be used to determine the ESR zero as well as the resonant frequency and attenuation of the additional output filter.

 $f_{resonant} = \frac{1}{2\pi \times L_f \times C_{OUT BULK}}$

(65)

$$f_{zero} = \frac{1}{2\pi \times C_{OUT}_{BULK} \times ESR_{BULK}}$$
(66)

$$Att_{fsw} = 40\log_{10}\left(\frac{f_{sw}}{f_{resonant}}\right) - 20\log_{10}\left(\frac{f_{sw}}{f_{zero}}\right)$$
(67)

In the event that there is peaking at high frequencies due to the output filter, a resistor can be used to dampen this peaking effect. Equation 68 and Equation 69 can be used to determine the frequency of the peaking and the value of the resistor needed to provide adequate damping.

$$\omega_{0} = \frac{2 \times (C_{OUT_CER} + C_{OUT_BULK})}{L_{f} \times C_{OUT_CER} \times C_{OUT_BULK}}$$
(68)

$$R_{f} = \frac{R_{OUT} \times L_{f} \times (C_{OUT_CER} + C_{OUT_BULK}) - \frac{L_{f}}{\omega_{o}}}{\frac{R_{OUT} \times (C_{OUT_CER} + C_{OUT_BULK})}{\omega_{o}} - (L_{f} \times C_{OUT_CER})}$$
(69)

9.2.2.10 Current Sense Resistor

There are considerations and tradeoffs that can be made when selecting the current sense resistor that is connected between CS_ILIM and GND. Generally, the resistor is simply selected such that the converter will enter into cycle-by-cycle limiting at a selected maximum current. For example, if the sense resistor was chosen such that the overcurrent protection activates 125% of the maximum load current, this equates to 5A in this particular design. Using Equation 48, the corresponding peak primary current would be roughly 4.1A. The corresponding value of R_{CS} could be found based on the following equation, where V_{CS_ILIM} is the current limit threshold of the controller:

$$R_{\rm CS} = \frac{V_{\rm CS_ILIM}}{I_{\rm LIM}}$$
(70)

It is important to note that in instances where the sense resistor is connected between the source of the primary FET and ground, that the voltage across the sense resistor can subtract from the total gate-source voltage that is applied to the FET. This is the case when the driver is also referenced to ground rather than the source of the FET. As such, when driving GaN FETs, the user must be mindful of the voltage drop across the sense resistor. When using the controller to drive GaN devices with PVIN connected to VLDO, the programmable VLDO output can be set to a higher voltage, resulting in a larger V_{GS} applied to the FET that compensates for the sense resistor voltage. If the risk of overcurrent is low, then the sense resistor can also be made small in order to minimize the R_{CS} voltage. For this design, the sense resistor was selected to be $100m\Omega$. This corresponds to a I_{LIM} value of approximately 10A in the primary GaN FET.

Although the controller does have leading edge blanking to reduce the likelihood of incorrect PWM or current operation due to noise spikes at FET turn-on, a low-pass RC filter is needed to further remove noise from the sensed current signal. It is recommended that the cutoff frequency of the filter be at least a decade above the selected switching frequency.

9.2.2.11 Frequency Compensation Component Selection

The poles and zeros of the flyback converter can be determined with the following equations. Note that the flyback converter also has a right-half-plane zero.

$$f_{Z_ESR} = \frac{1 + D_{MAX}}{2\pi \times C_{OUT} \times R_{ESR}}$$
(71)
$$f_{Z_ESR} = \frac{1 + 0.35}{2\pi \times 470\mu F \times 4m\Omega} = 114.3 \text{kHz}$$
(72)
$$f_{P} = \frac{1}{2\pi \times 470\mu F}$$
(73)

$$P = \frac{1}{2\pi \times C_{\text{OUT}} \times \frac{V_{\text{OUT}}}{I_{\text{OUT}}}}$$
(7)



TPS7H5020-SEP SLVSHI9 – MARCH 2025

$$f_{\rm P} = \frac{1}{2\pi \times 470 \mu F \times \frac{5V}{4A}} = 270.9 \text{Hz}$$
(74)

$$f_{\rm RHPZ} = \frac{\frac{V_{\rm OUT}}{I_{\rm OUT}} \times (1 - D_{\rm MAX})^2}{2\pi \times \frac{L_{\rm PRI}}{N_{\rm PS}^2} \times D_{\rm MAX}}$$
(75)

$$f_{\rm RHPZ} = \frac{\frac{5V}{4A} \times (1 - 0.35)^2}{2\pi \times \frac{30\mu H}{2^2} \times 0.35} = 32.0 \,\mathrm{kHz}$$
(76)

Type 2A compensation network can be utilized in order to properly place the pole and zero of the error amplifier to achieve stability. Note that this compensation technique is for a flyback operating in continuous conduction mode. The crossover frequency is typically targeted to be anywhere from one-fourth of the RHP zero frequency to a full decade below. A crossover frequency of 4kHz was targeted for this design. The error amplifier network gain is set to achieve the target crossover frequency, which is dependent on R_{COMP} . The equation for R_{COMP} , as derived from Equation 20, Equation 22, and Equation 23, is shown in Equation 77. The calculation of K_{FB} is as shown in Equation 24.

$$R_{COMP} = \frac{2\pi \times f_C \times C_{OUT} \times A_{CS} \times R_{CS}}{(1 - D_{MAX}) \times N_{PS} \times K_{FB} \times g_m}$$
(77)

$$R_{\text{COMP}} = \frac{2\pi \times 4\text{kHz} \times 470\mu\text{F} \times 1 \times 0.1\Omega}{(1 - 0.35) \times 2 \times 0.12 \times 1750\frac{\mu\text{A}}{V}} = 4326.88\Omega$$
(78)

The error amplifer zero is set to one-tenth of the crossover frequency, which allows for selecting the value of C_{COMP} .

$$C_{\text{COMP}} = \frac{1}{2\pi \times (0.1 \times f_{\text{C}}) \times R_{\text{COMP}}}$$
(79)

$$C_{\rm COMP} = \frac{1}{2\pi \times (0.1 \times 4\rm{kHz}) \times 4.32\rm{k}\Omega} = 91.96\rm{nF}$$
(80)

Lastly, the high frequency pole is set to the lower of the ESR zero and the RHP zero. In this specific case, the RHP zero is lower.

$$C_{\rm HF} = \frac{1}{2\pi \times f_{\rm RHPZ} \times R_{\rm COMP}}$$
(81)

$$C_{\rm HF} = \frac{1}{2\pi \times 32 \rm kHz \times 4.32 \rm k\Omega} = 1.15 \rm nF$$
(82)

Using standard component values, the initial values of R_{COMP} , C_{COMP} , and C_{HF} selected were 4.32 k Ω , 100nF, and 1nF, respectively. It is important to note that these calculated values provide a starting point. The frequency compensation is often tuned during both simulation and testing in order to settle on the final compensation values of the design.





9.2.3 Application Curves



9.3 Power Supply Recommendations

The TPS7H502x-SP controllers are designed to operate from an input voltage supply range between 4.5V and 14V. The input voltage supply for the controller should be well regulated and properly bypassed for best electrical performance. A minimum input bypass capacitor of 0.1µF is required from VIN to GND, but additional capacitance can be used to help improve the noise and radiation performance of the controller. It is recommended to use ceramic capacitors (X7R or better) for bypassing, and these capacitors should be placed as close as possible to the controller with a low impedance path to GND. Additional bulk capacitors should be used if the input supply is more than a few inches from TPS7H502x-SP controller.

The PVIN supply also is designed to operate from an input supply range between 4.5V and 14V. PVIN can be tied to VIN, tied to VLDO, or connected to another user generated voltage rail. A minimum bypass capacitor of 1μ F is recommended here. In instances, where PVIN is tied to VLDO, the total bypass capacitance must not exceed 4.7 μ F.

9.4 Layout

9.4.1 Layout Guidelines

In order to increase the reliability of the converter design using the TPS7H502x series, the following layout guidelines should be followed.

• Route the feedback trace as far away as possible from power magnetics components (inductor and/or power transformer) and other noise inducting traces on the printed circuit board (PCB) such as the switch node. If the feedback trace is routed beneath the power magnetic component, ensure that this trace is on another layer of the PCB with at least one ground layer separating the trace from the inductor or transformer.



- Minimize the copper area of the converter switch node for the best noise performance and reduction of
 parasitic capacitance to reduce switching losses. Ensure that any noise sensitive signals, such as the
 feedback trace, are routed away from this node as it contains a high dv/dt switching signal.
- All high di/dt and dv/dt switching loops in the power stage should have the paths minimized. This will help to reduce EMI, lower stresses on the power devices, and reduce any noise coupling into the control loop.
- Keep the analog ground of the controller separate from the power ground of the power stage that contains high frequency, high di/dt currents. These two grounds should be connected at a single point in the PCB layout. The sources of power semiconductor switches, the returns for bulk input capacitors of the power stage, and the ouput capacitor return should all be connected to the PCB power ground.
- All high current traces on the PCB should be short, direct, and as wide as possible. A good rule is to make the traces a minimum of 15mils (0.381mm) per ampere.
- Place all filtering and bypass capacitors for VIN, PVIN, REFCAP, and VLDO as close as possible to the controller. Surface mount ceramic capacitors with lower ESR and ESL are recommended as these reduce the potential for noise coupling compared to through-hole capacitors. Care should be taken to minimize the loop area formed by the bypass capacitor connection, the respective pin, and GND. Each bypass capacitor should have a good, low impedance connection to GND.
- External compensation components should be placed near the COMP pin of the controller. Surface mount components are recommended here as well.
- Attempt to keep the resistor divider used to generate the voltage at VSENSE close to the device in order to reduce noise coupling. Minimize stray capacitance to the VSENSE pin.
- OUTH and OUTL are used to drive the gates of power semiconductor devices. The PCB traces connected to these pins carry high dv/dt signals. Reduce noise coupling by routing these PCB traces away from any traces connected to VSENSE, COMP, RT, and CS_ILIM.
- Use short, low-inductance traces to connect OUTH and OUTL, the gate resistors, and the gate of the power semiconductor device being driven. The FET should be placed as close to the controller as is feasible.
- To prevent excessive ringing on the input power bus, good decoupling practices are required by placing low-ESR capacitors adjacent to the MOSFET or GaN FET.
- In addition to utilizing the leading edge blank time of the controller, RC filtering may be required for the sensed current signal input to CS_ILIM. Keep the resistor and capacitor in close vicinity to CS_ILIM to filter any ringing and/or spikes that may be present on the sensed current signal.
- Connect the thermal pad to the ground plane of the PCB using multiple vias. It is recommended to avoid putting solder paste directly on top of the vias unless these vias are tented or filled.



9.4.2 Layout Example



Figure 9-5. 3D Layout View From TPS7H5020FLYEVM



Gate connections







10 Device and Documentation Support

10.1 Documentation Support

10.1.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7H5020EVM Evaluation Module user's guide
- Texas Instruments, TPS7H5020-SEP Preliminary Total Ionizing Dose (TID) radiation report

10.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

10.3 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

10.4 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.

11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2025	*	Initial Release



12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGE OUTLINE

PowerPAD[™] TSSOP - 1.2 mm max height

PWP0024R

תתתת

SMALL OUTLINE PACKAGE



NOTES:

PowerPAD is a trademark of Texas Instruments.

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not

- exceed 0.15 mm per side. 4. Reference JEDEC registration MO-153.
- 5. Features may differ or may not be present.



PWP0024R

EXAMPLE BOARD LAYOUT

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
- 8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
- 9. Size of metal pad may vary due to creepage requirement.
- 10. Vias are optional depending on application, refer to device data sheet. It is recommended that vias under paste be filled, plugged or tented.



PWP0024R

EXAMPLE STENCIL DESIGN

PowerPAD[™] TSSOP - 1.2 mm max height

SMALL OUTLINE PACKAGE



NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

12. Board assembly site may have different recommendations for stencil design.





PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
PTPS7H5020PWPTSEP	Active	Preproduction	HTSSOP (PWP) 24	250 SMALL T&R	-	Call TI	Call TI	-55 to 125	
PTPS7H5020PWPTSEP.A	Active	Preproduction	HTSSOP (PWP) 24	250 SMALL T&R	-	Call TI	Call TI	-55 to 125	

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PWP 24

GENERIC PACKAGE VIEW

PowerPAD[™] TSSOP - 1.2 mm max height

PLASTIC SMALL OUTLINE

4.4 x 7.6, 0.65 mm pitch

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated