


# TPS7A56 6A, Low-V<sub>IN</sub>, Low-Noise, High-Accuracy, Ultra-Low Dropout (LDO) Voltage Regulator

# 1 Features

- Input voltage range:
  - Without BIAS: 1.1V to 6.0V
  - With BIAS: 0.7V to 6.0V
- Output voltage noise: 2.45µV<sub>RMS</sub>
- 1% (max) accuracy over line, load, and temperature
- Low dropout: 90mV at 6A
- Power-supply rejection ratio (6A):
  - 100dB at 1kHz
  - 78dB at 10kHz
  - 60dB at 100kHz
  - 36dB at 1MHz
- Load transient response:
- ±3mV with a 100mA to 6A load step
- Adjustable output voltage range: 0.5V to 5.0V
- Adjustable soft-start inrush control
- · BIAS rail:
  - Internal charge pump or 3V to 11V external rail
  - Internal charge pump is able to be disabled
- Open-drain, power-good (PG) output
- Package:
  - 3mm × 3mm, 16-pin WQFN
  - EVM R<sub>θJA</sub>: 21.9°C/W

# 2 Applications

- Macro remote radio units (RRU)
- Outdoor backhaul units
- Active antenna system mMIMO (AAS)
- Ultrasound scanners
- Lab and field instrumentation
- Sensor, imaging, and radar



# **3 Description**


The TPS7A56 is a low-noise  $(2.45\mu V_{RMS})$ , ultra-lowdropout linear regulator (LDO) capable of sourcing 6A with only 90mV of dropout, independently of the output voltage. The device output voltage is adjustable from 0.5V to 5V using a single external resistor. The combination of low noise, high PSRR (36dB at 1MHz), and high output-current capability makes the TPS7A56 designed for powering noisesensitive components. These components (such as RF amplifiers, radar sensors, SERDES, and analog chipsets) are found in radar power, communication, and imaging applications.

Digital loads requiring low-input, low-output (LILO) voltage operation also benefit from exceptional accuracy, remote sensing, transient performance, and soft-start capabilities to provide best system performance. These loads include application-specific integrated circuits (ASICs), field-programmable gate arrays (FPGAs), and digital signal processors (DSPs). The versatility, performance, and small footprint make this LDO an excellent choice for high-current analog loads and digital loads such as serializer/deserializers (SerDes), FPGAs, and DSPs. High-current analog loads include analog-to-digital converters (ADCs), digital-to-analog converters (DACs), and imaging sensors.

#### Package Information

PART NUMBER		PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
	TPS7A56	RTE (WQFN, 16)	3mm × 3mm

- (1) For more information, see the *Mechanical, Packaging, and Orderable Information.*
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.






# **Table of Contents**

1 Features	1
2 Applications	1
3 Description	
4 Pin Configuration and Functions	3
5 Specifications	4
5.1 Absolute Maximum Ratings	4
5.2 ESD Ratings	4
5.3 Recommended Operating Conditions	5
5.4 Thermal Information	5
5.5 Electrical Characteristics	6
5.6 Typical Characteristics	9
6 Detailed Description	33
6.1 Overview	
6.2 Functional Block Diagram	34
6.3 Feature Description	35
6.4 Device Functional Modes	
7 Application and Implementation	

7.1 Application Information	. 39
7.2 Typical Application	
7.3 Power Supply Recommendations	
7.4 Layout	56
8 Device and Documentation Support	58
8.1 Device Support	. 58
8.2 Documentation Support	. 58
8.3 Receiving Notification of Documentation Updates	58
8.4 Support Resources	58
8.5 Trademarks	58
8.6 Electrostatic Discharge Caution	58
8.7 Glossary	58
9 Revision History	. 59
10 Mechanical, Packaging, and Orderable	
Information	. 59
10.1 Mechanical Data	60



# **4** Pin Configuration and Functions



## Figure 4-1. RTE Package, 16-Pin WQFN (Top View)

PI	N		DESCRIPTION
NAME	NO.		DESCRIPTION
BIAS	5	I	BIAS supply voltage pin. See the <i>Charge Pump Enable and BIAS Rail</i> section for additional information.
CP_EN	15	I	Charge pump enable pin. See the <i>Charge Pump Enable and BIAS Rail</i> section for additional information.
EN	16	6 I Enable pin. See the <i>Precision Enable and UVLO</i> section for additional information.	
GND	6	GND	Ground pin. See the Layout Guidelines section for additional information.
IN	1, 2, 3, 4	I	Input supply voltage pin. See the <i>Input and Output Capacitor Requirements</i> ( $C_{IN}$ and $C_{OUT}$ ) section for more details.
NR/SS	8	I/O	Noise-reduction pin. See the <i>Programmable Soft-Start (NR/SS Pin)</i> and <i>Soft-Start, Noise Reduction (NR/SS Pin), and Power-Good (PG Pin)</i> sections for additional information.
OUT	9, 10, 11, 12	0	Regulated output pin. See the <i>Output Voltage Setting and Regulation</i> and <i>Input and Output Capacitor Requirements (C<sub>IN</sub> and C<sub>OUT</sub>)</i> sections for more details.
PG	14	0	Open-drain, power-good indicator pin for the low-dropout regulator (LDO) output voltage. See the <i>Power-Good Pin (PG Pin)</i> section for additional information.
REF	7	I/O	Reference pin. See the <i>Output Voltage Setting and Regulation</i> section for additional information.
SNS 13		I	Output sense pin. See the <i>Output Voltage Setting and Regulation</i> section for additional information.
Thermal Pad —		GND	Connect the pad to GND for best possible thermal performance. See the <i>Layout</i> section for more information.

#### Table 4-1. Pin Functions

(1) I = input, O = output, I/O = input or output, G = ground.



# **5** Specifications

#### 5.1 Absolute Maximum Ratings

over operating junction temperature range and all voltages with respect to GND (unless otherwise noted)<sup>(1)</sup>

		MIN	MAX	UNIT
	BIAS	-0.3	11.2	
Voltage	IN, PG, EN, CP_EN	-0.3	6.5	V
Vollage	REF, NR/SS, SNS	-0.3	6	v
	OUT	-0.3	V <sub>IN</sub> + 0.3 <sup>(2)</sup>	
Current	OUT	Internally I	imited	А
Current	PG (sink current into the device)		5	mA
Tomporatura	Operating junction, T <sub>J</sub>	-40	150	°C
emperature	Storage, T <sub>stg</sub>	-55	150	U

(1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

(2) The absolute maximum rating is  $V_{IN}$  + 0.3V or 6.0V, whichever is smaller.

## 5.2 ESD Ratings

			VALUE	UNIT
V	Lectrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 <sup>(1)</sup>	±2000	V
V <sub>(ESD)</sub> Elect		Charged device model (CDM), per JEDEC specification JESD22-C101 <sup>(2)</sup>	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safemanufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safemanufacturing with a standard ESD control process.



#### **5.3 Recommended Operating Conditions**

over operating junction temperature range (unless otherwise noted)

		MIN	ТҮР	MAX	UNIT
V <sub>IN</sub>	Input supply voltage	0.7		6	V
V <sub>REF</sub>	Reference voltage	0.5		5	V
V <sub>OUT</sub>	Output voltage	0.5		5	V
V <sub>BIAS</sub>	Bias voltage	3		11	V
I <sub>OUT</sub>	Output current	0		6	А
C <sub>IN</sub>	Input capacitor	4.7	10	1000	μF
C <sub>OUT</sub>	Output capacitor <sup>(1)</sup>	22		3000	μF
C <sub>OUT_ESL</sub>	Output capacitor ESR	2		20	mΩ
Z <sub>OUT_ESL</sub>	Total impedance ESL	0.2		1	nH
C <sub>BIAS</sub>	Bias pin capacitor	0	1	100	μF
C <sub>NR/SS</sub>	Noise-reduction capacitor	0.1	4.7	10	μF
R <sub>PG</sub>	Power-good pullup resistance	10		100	kΩ
TJ	Junction temperature	-40		125	°C

(1) Effective output capacitance of 15 µF minimum required for stability

#### **5.4 Thermal Information**

		TPS	7A56	
THERMAL METRIC (1)		RTE (WQFN)	RTE (WQFN) (3)	UNIT
		16 PINS	16 PINS	
R <sub>θJA</sub>	Junction-to-ambient thermal resistance	40.3	21.9	°C/W
R <sub>0JC(top)</sub>	Junction-to-case (top) thermal resistance	39.3	-	°C/W
R <sub>θJB</sub>	Junction-to-board thermal resistance	14	-	°C/W
Ψ <sub>JT</sub>	Junction-to-top characterization parameter	0.5	0.4	°C/W
Ψ <sub>JB</sub>	Junction-to-board characterization parameter	14.0	11.9	°C/W
R <sub>0JC(bot)</sub>	Junction-to-case (bottom) thermal resistance	1.8	-	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics application note. Evaluated using JEDEC standard (2s2p).

(2)

(3) Evaluated using EVM.

## **5.5 Electrical Characteristics**

over operating temperature range ( $T_J = -40^{\circ}$ C to +125°C),  $V_{IN(NOM)} = V_{OUT(NOM)} + 0.4$ V,  $V_{CP\_EN} = 1.8$ V,  $V_{BIAS} = 0$ V,  $I_{OUT} = 0$ A,  $V_{EN} = 1.8$ V,  $C_{IN} = 10\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ F,  $C_{NR/SS} = 100$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with 100k $\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>UVLO(IN)</sub>	Input supply UVLO with BIAS	$ \begin{array}{l} V_{\text{IN}} \text{ rising, } V_{\text{CP} \ \text{EN}} = 1.8 \text{V} \ (3 \text{V} \leq \text{V}_{\text{BIAS}} \leq 11 \text{V}) \text{ and } \text{V}_{\text{CP} \ \text{EN}} \\ = 0 \text{V} \ (\text{V}_{\text{OUT}} + \overline{3}.2 \text{V} \leq \text{V}_{\text{BIAS}} \leq 11 \text{V}) \end{array} $		0.67	0.7	V
V <sub>HYS(UVLO_IN)</sub>	Input supply UVLO hysteresis with BIAS	$\label{eq:V_CP_EN} \begin{array}{l} V_{CP_{EN}} = 1.8 V \ (3V \leq V_{BIAS} \leq 11V) \ \text{and} \ V_{CP_{EN}} = 0V \\ (V_{OUT} + 3.2V \leq V_{BIAS} \leq 11V) \end{array}$		50		mV
V <sub>UVLO(IN)</sub>	Input supply UVLO without BIAS	V <sub>IN</sub> rising, V <sub>CP_EN</sub> = 1.8V		1.07	1.1	V
V <sub>HYS(UVLO_IN)</sub>	Input supply UVLO hysteresis without BIAS	V <sub>CP_EN</sub> = 1.8V		50		mV
V <sub>UVLO(BIAS)</sub> – V <sub>REF</sub>	BIAS UVLO relative to V <sub>REF</sub> without CP	$V_{BIAS}$ rising, $V_{CP_{EN}} = 0V$ , $1.4V \le V_{REF} \le 5.2V$		2.1	2.95	V
V <sub>HYS(UVLO_BIAS</sub> - REF)	BIAS UVLO relative to V <sub>REF</sub> hysteresis without CP	$V_{CP_{EN}} = 0V, 1.4V \le V_{REF} \le 5.2V$		240		mV
V <sub>UVLO(BIAS)</sub>	BIAS UVLO with CP	$V_{BIAS}$ rising, $V_{CP\_EN}$ = 1.8V, 0.7V ≤ $V_{IN}$ < 1.1V		2.8	2.95	V
V <sub>HYS(UVLO_BIAS)</sub>	BIAS UVLO hysteresis with CP	$V_{CP_{EN}} = 1.8V, 0.7V \le V_{IN} < 1.1V$		115		mV
I <sub>NR/SS</sub>	NR/SS fast start-up charging current	V <sub>NR/SS</sub> = GND, V <sub>IN</sub> = 1.1V		0.2		mA
V <sub>out</sub>	Output voltage accuracy <sup>(1)</sup>	$\begin{array}{l} 0.5V \leq V_{OUT} \leq 5.2V, \\ 0A \leq I_{OUT} \leq 6A, \\ V_{CP\_EN} = 0V,  V_{OUT} + 3.2V \leq V_{BIAS} \leq 11V;  0.7V \leq V_{IN} \leq 6V \\ {}^{(2)}, \\ V_{CP\_EN} = 1.8V,  3V \leq V_{BIAS} \leq 11V,  0.7V \leq V_{IN} \leq 6V \\ V_{CP\_EN} = 1.8V,  no  BIAS,  1.1V \leq V_{IN} \leq 6V \end{array}$	-1		1	%
	REF current pin	$ \begin{array}{l} V_{IN} = 1.1V, \ V_{CP\_EN} = 1.8V, \ V_{OUT} = 0.5V, \\ I_{LOAD} = 0A, \ V_{BIAS} = 0V \end{array} $		50		μA
		$ \begin{array}{l} V_{CP\ EN} = 0V\ (CP\ disabled), \\ 0.7V \leq V_{IN} \leq 6V\ ^{(1)}\ ^{(2)}, \ 0.5V \leq V_{OUT} \leq 5.2V, \\ V_{OUT} + 3.2V \leq V_{BIAS} \leq 11V, \\ 0A \leq I_{OUT} \leq 6A \end{array} $	-1		1	
IREF		$ \begin{array}{l} V_{CP\ EN} = 1.8V\ (CP\ enabled,\ V_{BIAS} = 0V), \\ 1.1 \overline{V} \leq V_{IN} \leq 6V\ ^{(1)},\ 0.5 V \leq V_{OUT} \leq 5.2 V, \\ 0A \leq I_{OUT} \leq 6A\ ^{(2)} \end{array} $	-1		1	%
		$ \begin{array}{l} V_{CP} \ _{EN} = 1.8V \ (CP \ enabled), \\ 0.7 \overline{\vee} \leq V_{IN} \leq 6V \ ^{(1)}, \ 0.5 V \leq V_{OUT} \leq 5.2V, \\ 3V \leq V_{BIAS} \leq 11V, \ 0A \leq I_{OUT} \leq 6A \end{array} $	-1		1	
		$ \begin{array}{l} V_{IN} = 0.7V,  V_{OUT} = 0.5V,  I_{OUT} = 0A, \\ V_{CP\_EN} = 1.8V,  3V \leq V_{BIAS} \leq 11V, \\ V_{CP\_EN} = 0V,  V_{OUT} + 3.2V \leq V_{BIAS} \leq 11V \end{array} $	-1		1	
	Output offset voltage (V <sub>NR/SS</sub> -	$\begin{array}{l} 0.7V \leq V_{IN} \leq 6V  {}^{(1)}  {}^{(2)},  0.5V \leq V_{OUT} \leq 5.2V, \\ V_{CP}  _{EN} = 1.8V,  3V \leq V_{BIAS} \leq 11V, \\ 0A \leq I_{OUT} \leq 6A \end{array}$	-2		2	mV
V <sub>os</sub>	V <sub>OUT</sub> )	$ \begin{array}{l} 1.1V \leq V_{IN} \leq 6.0V \ ^{(1)} \ ^{(2)}, \ 0.5V \leq V_{OUT} \leq 5.2V, \\ V_{CP} \ _{EN} = 1.8V, \ V_{BIAS} = 0V, \\ 0A \leq I_{OUT} \leq 6A \end{array} $	-2		2	IIIV
		$\begin{array}{l} 0.7V \leq V_{IN} \leq 6V ^{(1)} ^{(2)}, \ 0.5V \leq V_{OUT} \leq 5.2V, \\ V_{CP}  _{EN} = 0V,  V_{OUT} + 3.2V \leq V_{BIAS} \leq 11V, \\ 0A \leq I_{OUT} \leq 6A \end{array}$	-2		2	
ΔI <sub>REF(ΔVBIAS)</sub>	Line regulation: ΔI <sub>REF</sub>	$V_{OUT}$ + 3.2V ≤ $V_{BIAS}$ ≤ 11V, $V_{IN}$ = 0.7V, $V_{OUT}$ = 0.5V, $V_{CP\_EN}$ = 0V, $I_{OUT}$ = 0A		0.15		nA/V
ΔV <sub>OS(ΔVBIAS)</sub>	Line regulation: $\Delta V_{OS}$	$V_{OUT}$ + 3.2V ≤ $V_{BIAS}$ ≤ 11V, $V_{IN}$ = 0.7V, $V_{OUT}$ = 0.5V, $V_{CP\_EN}$ = 0V, $I_{OUT}$ = 0A		0.06		μV/V
ΔI <sub>REF(ΔVIN)</sub>	Line regulation: ΔI <sub>REF</sub>			0.03		nA/V
ΔV <sub>OS(ΔVIN)</sub>	Line regulation: $\Delta V_{OS}$	$\begin{array}{l} 1.1V \leq V_{\text{IN}} \leq 6V,  V_{\text{OUT}} = 0.5V,  V_{\text{CP}_{\text{EN}}} = 1.8V, \\ I_{\text{OUT}} = 0A,  V_{\text{BIAS}} = 0V \end{array}$		0.01		μV/V
<b>A</b> \/		$V_{IN} = 0.7V, V_{OUT} = 0.5V, V_{CP_{EN}} = 0V, 0A \le I_{OUT} \le 6A, V_{OUT} + 3.2V \le V_{BIAS} \le 11V$		5		
ΔV <sub>OS(ΔIOUT)</sub>	Load regulation: ΔV <sub>OS</sub>	$V_{OUT} = 5.0V, V_{CP\_EN} = 1.8V, 0A \le I_{OUT} \le 6A, V_{BIAS} = 0V$		175		μV/A



#### 5.5 Electrical Characteristics (continued)

over operating temperature range ( $T_J = -40^{\circ}$ C to +125°C),  $V_{IN(NOM)} = V_{OUT(NOM)} + 0.4$ V,  $V_{CP\_EN} = 1.8$ V,  $V_{BIAS} = 0$ V,  $I_{OUT} = 0$ A,  $V_{EN} = 1.8$ V,  $C_{IN} = 10\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ nF,  $C_{NR/SS} = 100$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with 100k $\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Change in I <sub>REF</sub> vs V <sub>REF</sub>	$0.5V \le V_{REF} \le 5.2V, V_{IN} = 6V, I_{OUT} = 0A,$		4.4		nA
	Change in V <sub>OS</sub> vs V <sub>REF</sub>	$V_{CP\_EN} = 1.8V, V_{BIAS} = 0V$		0.25		mV
		$1.1V \le V_{\text{IN}} \le 5.3V, I_{\text{OUT}} = 6A, V_{\text{CP}_{\text{EN}}} = 1.8V, \\ -40^{\circ}\text{C} \le T_{\text{J}} \le +125^{\circ}\text{C}$		90	132	
		$1.1V \le V_{IN} \le 5.3V$ , $I_{OUT} = 6A$ , $V_{CP_{EN}} = 1.8V$ , $-40^{\circ}C \le T_{J} \le +85^{\circ}C$			120	
M	Dropout voltage <sup>(3)</sup>	0. $V \le V_{IN} \le 1.1V$ , $I_{OUT} = 6A$ , $V_{CP\_EN} = 1.8V$ , $V_{BIAS} = 3V$ , $-40^{\circ}C \le T_J \le +125^{\circ}C$		90	132	mV
V <sub>DO</sub>		0. $V \le V_{IN} \le 1.1V$ , $I_{OUT} = 6A$ , $V_{CP_{EN}} = 1.8V$ , $V_{BIAS} = 3V$ , $-40^{\circ}C \le T_{J} \le +85^{\circ}C$			120	IIIV
		$0.7V \le V_{IN} \le 5.3V$ , $I_{OUT} = 6A$ , $V_{CP} = 0V$ , $V_{BIAS} = V_{IN} + 3.2V$ , $-40^{\circ}C \le T_{J} \le +125^{\circ}C$		90	132	
		$0.7V \le V_{IN} \le 5.3V$ , $I_{OUT} = 6A$ , $V_{CP\_EN} = 0V$ , $V_{BIAS} = V_{IN} + 3.2V$ , $-40^{\circ}C \le T_J \le +85^{\circ}C$			120	
I <sub>LIM</sub>	Output current limit	$ \begin{array}{l} V_{OUT} \mbox{ forced at } 0.9 \times V_{OUT(NOM)}, \\ V_{OUT(NOM)} = 5.0V, \\ V_{IN} = V_{OUT(NOM)} + 400mV, \\ V_{CP\_EN} = 0V, V_{BIAS} = V_{OUT} + 3.2V \end{array} $	6.2	7.2	8.4	A
I <sub>SC</sub>	Short circuit current limit	$R_{LOAD}$ = 10m $\Omega$ , under foldback operation		5		А
Inve	BIAS pin current	$\label{eq:VIN} \begin{array}{l} V_{IN} = 6V, \ I_{OUT} = 0A, \ V_{CP\_EN} = 0V, \ V_{BIAS} = V_{OUT} + 3.2V, \\ V_{OUT} = 5.2V \end{array}$	1	1.5	2.5	mA
IBIAS		$V_{IN} = 0.7V, I_{OUT} = 6A, V_{OUT} = 0.5V, V_{CP\_EN} = 1.8V, 3.0V \le V_{BIAS} \le 11V$	8	11	18	110 (
	GND pin current	$V_{IN}$ = 6V, $I_{OUT}$ = 0A, $V_{CP\_EN}$ = 0V, $V_{BIAS}$ = $V_{OUT}$ + 3.2V, $V_{OUT}$ = 5.2V	3.5	5	8	
		$V_{IN} = 5.6V, I_{OUT} = 6A, V_{OUT} = 5.0V, V_{CP_{EN}} = 1.8V, V_{BIAS} = 0V$		18		
I <sub>GND</sub>		V <sub>IN</sub> = 1.1V, I <sub>OUT</sub> = 6A, V <sub>OUT</sub> = 0.5V, V <sub>CP_EN</sub> = 1.8V, V <sub>BIAS</sub> = 0V	12	18	27	-
		$V_{IN} = 0.7V, I_{OUT} = 6A, V_{OUT} = 0.5V, V_{CP\_EN} = 1.8V, 3V \le V_{BIAS} \le 11V$	11	18	26	
		$V_{IN} = 0.7V, I_{OUT} = 6A, V_{OUT} = 0.5V, V_{CP\_EN} = 0V, V_{OUT} + 3.2V \le V_{BIAS} \le 11V$	5	7	12	
1		PG = (open), $V_{IN}$ = 6V, $V_{EN}$ = 0.4V, $V_{CP_EN}$ = 1.8V, $V_{BIAS}$ = 0V		100	300	
I <sub>SDN</sub>	Shutdown GND pin current	PG = (open), $V_{IN}$ = 6V, $V_{EN}$ = 0.4V, $V_{CP}$ _EN = 0.4V, $V_{BIAS}$ = 11V		150	450	μA
I <sub>EN</sub>	EN pin current	$V_{IN}$ = 6V, 0V ≤ $V_{EN}$ ≤ 6V, $V_{CP}$ _EN = 1.8V, $V_{BIAS}$ = 0V	-5		5	μA
V <sub>IH(EN)</sub>	EN trip point rising (turn-on)	$V_{IN}$ = 1.1V ( $V_{CP\_EN}$ = 1.8V) or $V_{BIAS} \ge 3V$ ( $V_{CP\_EN}$ = 0V)	0.62	0.65	0.68	V
V <sub>HYS(EN)</sub>	EN trip point hysteresis	$V_{IN}$ = 1.1V ( $V_{CP}$ _EN = 1.8V) or $V_{BIAS} \ge 3V$ ( $V_{CP}$ _EN = 0V)		40		mV
I <sub>CP_EN</sub>	CP_EN pin current	$V_{IN} = 6.0V, 0 V \le V_{CP\_EN} \le 6V$	-5		5	μΑ
V <sub>IH(CP_EN)</sub>	CP_EN trip point rising (turn-on)	$\begin{array}{l} 1.1V \leq V_{\text{IN}} \leq 6V,  V_{\text{EN}} = 1.8V,  V_{\text{BIAS}} = 0V, \\ 0.7V \leq V_{\text{IN}} \leq 1.1V,  V_{\text{EN}} = 1.8  V,  V_{\text{BIAS}} = 3V \end{array}$	0.57	0.6	0.63	V
V <sub>HYS(CP_EN)</sub>	CP_EN trip point hysteresis	$\begin{array}{l} 1.1V \leq V_{\text{IN}} \leq 6V, \ V_{\text{EN}} = 1.8V, \ V_{\text{BIAS}} = 0V, \\ 0.7V \leq V_{\text{IN}} \leq 1.1V, \ V_{\text{EN}} = 1.8V, \ V_{\text{BIAS}} = 3V \end{array}$		56		mV
V <sub>IT(PG)</sub>	PG pin threshold	For PG transitioning low with falling V <sub>OUT</sub> , V <sub>IN</sub> = 1.1V, V <sub>BIAS</sub> = 0V, V <sub>CP_EN</sub> = 1.8V, V <sub>OUT</sub> < V <sub>IT(PG)</sub> , I <sub>PG</sub> = $-1mA$ (current into device)	87	90	93	%
V <sub>HYS(PG)</sub>	PG pin hysteresis	$V_{IN}$ = 1.1V, $V_{BIAS}$ = 0V, $V_{CP\_EN}$ = 1.8V, $V_{OUT}$ < $V_{IT(PG)}$ , $I_{PG}$ = -1mA (current into device)		2		%
V <sub>OL(PG)</sub>	PG pin low-level output voltage	$V_{IN}$ = 1.1V, $V_{BIAS}$ = 0V, $V_{CP\_EN}$ = 1.8V, $V_{OUT}$ < $V_{IT(PG)}$ , $I_{PG}$ = -1mA (current into device)			0.4	V
I <sub>LKG(PG)</sub>	PG pin leakage current	$ \begin{array}{l} V_{PG}=6V,V_{OUT}>V_{IT(PG)},V_{IN}=1.1V,V_{BIAS}=0V,\\ V_{CP}=_{EN}=1.8V \end{array} $			1	μA

Copyright © 2025 Texas Instruments Incorporated



## 5.5 Electrical Characteristics (continued)

over operating temperature range ( $T_J = -40^{\circ}$ C to +125°C),  $V_{IN(NOM)} = V_{OUT(NOM)} + 0.4$ V,  $V_{CP\_EN} = 1.8$ V,  $V_{BIAS} = 0$ V,  $I_{OUT} = 0$ A,  $V_{EN} = 1.8$ V,  $C_{IN} = 10\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ nF,  $C_{NR/SS} = 100$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with 100k $\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C

	PARAMETER	TEST CONDITIONS	MIN TYP	MAX	UNIT
	R Power-supply ripple rejection	$      f = 1 MHz, V_{IN} = 0.8V, V_{OUT(NOM)} = 0.5V, V_{CP\_EN} = 0V, \\ V_{BIAS} = V_{OUT} + 3.2V, I_{OUT} = 6A, C_{NR/SS} = 4.7 \mu F $	40		
PSRR		$      f = 1 MHz, V_{IN} = 0.9V, V_{OUT(NOM)} = 0.5V, V_{CP\_EN} = 0V, \\ V_{BIAS} = V_{OUT} + 3.2V, I_{OUT} = 6A, C_{NR/SS} = 4.7 \mu F $	40		dB
FORM			40		uВ
		$    f = 1 MHz, V_{IN} = 5.4V, V_{OUT(NOM)} = 5V, V_{CP\_EN} = 1.8V, \\ V_{BIAS} = 0V, I_{OUT} = 6A, C_{NR/SS} = 4.7 \mu F $	36		
Vn	Output noise voltage	$\begin{array}{l} BW = 10Hz \mbox{ to } 100kHz, \\ 0.7V \ \leq V_{IN} \leq 6V, \ 0.5V \leq V_{OUT} \leq 5.2V, \ I_{OUT} = 6A, \\ C_{NR/SS} = 4.7 \mu F, \ V_{CP\_EN} = 0V, \ V_{BIAS} = V_{OUT} + 3.2V \end{array}$	2.49		μV <sub>RMS</sub>
vn	Output hoise voitage	$\begin{array}{l} BW = 10Hz \mbox{ to } 100 \mbox{ Hz}, \\ 1.1V \leq V_{IN} \leq 6V, \mbox{ 0.5V} \leq V_{OUT} \leq 5.2V, \\ I_{OUT} = 6A, \mbox{ C}_{NR/SS} = 4.7 \mbox{ \mu F}, \mbox{ V}_{CP\_EN} = 1.8V, \mbox{ V}_{BIAS} = 0V \end{array}$	2.49		µvrms
		$ \begin{array}{l} f = 100Hz, \ 0.7V \leq V_{IN} \leq 6V, \\ 0.5V \leq V_{OUT} \leq 5.2V, \ I_{OUT} = 6A, \ C_{NR/SS} = 4.7 \mu F, \\ V_{CP\_EN} = 0V, \ V_{BIAS} = V_{OUT} + 3.2V \end{array} $	20		
	Noise spectral density	$      f = 1 kHz, 0.7V \leq V_{IN} \leq 6V, 0.5V \leq V_{OUT} \leq 5.2V, \\ I_{OUT} = 6A, C_{NR/SS} = 4.7 \mu F, V_{CP\_EN} = 0V, \\ V_{BIAS} = V_{OUT} + 3.2V $	9		nV/√Hz
		$      f = 10kHz, 0.7V \le V_{IN} \le 6V, 0.5V \le V_{OUT} \le 5.2V, \\ I_{OUT} = 6A, C_{NR/SS} = 4.7 \mu F, V_{CP\_EN} = 0V, \\ V_{BIAS} = V_{OUT} + 3.2V $	6		
R <sub>DIS</sub>	Output pin active discharge resistance	V <sub>IN</sub> = 1.1V, V <sub>CP_EN</sub> = 1.8V, V <sub>BIAS</sub> = 0V, V <sub>EN</sub> = 0V	110		Ω
R <sub>NR/SS_DIS</sub>	NR/SS pin active discharge resistance	V <sub>IN</sub> = 1.1V, V <sub>CP_EN</sub> = 1.8V, V <sub>BIAS</sub> = 0V, V <sub>EN</sub> = 0V	100		Ω
T <sub>SD(shutdown)</sub>	Thermal shutdown temperature	Shutdown, temperature increasing	165		°C
T <sub>SD(reset)</sub>	Thermal shutdown reset temperature	Reset, temperature decreasing	150		°C


(1) Max power dissipation of 2W.

(2) Limited by pulse max power dissipation. For  $0mA \le I_{OUT} \le 2.5A$ ,  $V_{IN} = 6V$ ,  $0mA \le I_{OUT} \le 6A$ ,  $V_{IN} = 5.6V$ .


(3)  $V_{\text{REF}} = V_{\text{IN}}, V_{\text{SNS}} = 97\% \times V_{\text{REF}}$ 




#### **5.6 Typical Characteristics**















 $V_{IN} = V_{OUT(NOM)} + 0.4V$ ,  $V_{EN} = 1.8V$ ,  $V_{CP\_EN} = 1.8V$ ,  $C_{IN} = 10\mu$ F,  $C_{NR/SS} = 4.7\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with  $100k\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C




Copyright © 2025 Texas Instruments Incorporated











































 $V_{IN} = V_{OUT(NOM)} + 0.4V$ ,  $V_{EN} = 1.8V$ ,  $V_{CP\_EN} = 1.8V$ ,  $C_{IN} = 10\mu$ F,  $C_{NR/SS} = 4.7\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with  $100k\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C




21























Copyright © 2025 Texas Instruments Incorporated

## 5.6 Typical Characteristics (continued)











 $V_{IN} = V_{OUT(NOM)} + 0.4V$ ,  $V_{EN} = 1.8V$ ,  $V_{CP\_EN} = 1.8V$ ,  $C_{IN} = 10\mu$ F,  $C_{NR/SS} = 4.7\mu$ F,  $C_{OUT} = 22\mu$ F,  $C_{BIAS} = 0$ nF, SNS pin shorted to OUT pin, and PG pin pulled up to  $V_{IN}$  with  $100k\Omega$  (unless otherwise noted); typical values are at  $T_J = 25^{\circ}$ C




Copyright © 2025 Texas Instruments Incorporated
























# 6 Detailed Description

#### 6.1 Overview

The TPS7A56 is a low-noise (2.45 $\mu$ V<sub>RMS</sub> over 10Hz to 100kHz bandwidth), ultra-high PSRR (> 36dB to 1MHz), high-accuracy (1%), ultra-low-dropout (LDO) linear voltage regulator. This device has an input range of 0.7V to 6.0V and an output voltage range from 0.5V to 5.0V. This device uses innovative circuitry to achieve wide bandwidth and high loop gain, resulting in ultra-high PSRR even with very low operational headroom. This headroom is calculable as [V<sub>OpHr</sub> = (V<sub>IN</sub> - V<sub>OUT</sub>)]. At a high level, the device has two main primary features and a few secondary features. The primary features are the current reference and the unity-gain LDO buffer. The secondary features are the adjustable soft-start inrush control, precision enable, charge pump enable, and PG pin.

The current reference is controlled by the REF pin. This pin sets the output voltage with a single resistor.

The NR/SS pin sets the start-up time and filters the noise generated by the reference and external set resistor.

The unity-gain LDO buffer controls the output voltage. The low noise does not increase with output voltage and provides wideband PSRR. As such, the SNS pin is only used for remote sensing of the load.

Use the low-noise current reference,  $50\mu$ A typical, in conjunction with an external resistor (R<sub>REF</sub>) to set the output voltage. This process allows the output voltage range to be set from 0.5V to 5.0V. To achieve low noise and allow for a soft-start inrush, place an external capacitor,  $C_{NR/SS}$  (typically  $4.7\mu$ F), on the NR/SS pin. When start-up is completed and the switch between REF and NR/SS is closed, the  $C_{NR/SS}$  capacitor is in parallel with the R<sub>REF</sub> resistor. This resistor attenuates the band-gap noise and sets the output voltage. This unity-gain LDO provides ultra-high PSRR over a wide frequency range without compromising load and line transients.


The EN pin sets the precision enable feature; a resistor divider on this pin selects the optimal input voltage at which the device starts. There are three independent undervoltage lockout (UVLO) voltages in this device. These voltages are the internal fixed UVLO thresholds for the IN and BIAS rails, and the externally adjustable UVLO threshold using the EN pin.

The CP\_EN pin enables or disables the internal charge pump. The TPS7A56 does not allow operation below 1.1V without a BIAS rail. If the charge pump is disabled, a minimum operating headroom between OUT and BIAS is required.

This regulator offers current limit, thermal protection, and is fully specified from –40°C to +125°C. This device is offered in a 16-pin WQFN, 3mm × 3mm thermally efficient package.



## 6.2 Functional Block Diagram



- A. See the R<sub>DIS</sub> (the output pin active discharge resistance) value in the *Electrical Characteristics* table.
- B. See the R<sub>NR/SS\_DIS</sub> (the NR/SS pin active discharge resistance) value in the *Electrical Characteristics* table.




#### 6.3 Feature Description

#### 6.3.1 Output Voltage Setting and Regulation

Figure 6-1 shows a simplified regulation circuit. The input signal ( $V_{REF}$ ) is generated by the internal current source ( $I_{REF}$ ) and the external resistor ( $R_{REF}$ ). The LDO output voltage is programmed by the  $V_{REF}$  voltage because the error amplifier always operates in unity-gain configuration. The  $V_{REF}$  reference voltage is generated by an internal low-noise current source driving the  $R_{REF}$  resistor.  $V_{REF}$  is designed to have very low bandwidth at the input to the error amplifier by using a low-pass filter ( $C_{NR/SS} \parallel R_{REF}$ ).

The unity-gain configuration is achieved by connecting SNS to OUT. Minimize trace inductance on the output and connect  $C_{OUT}$  as close to the output as possible.



 $V_{OUT} = I_{REF} \times R_{REF}$ .

#### Figure 6-1. Simplified Regulation Circuit

This unity-gain configuration, along with the highly accurate  $I_{REF}$  reference current, allows the device to achieve excellent output voltage accuracy. The low dropout voltage ( $V_{DO}$ ) provides reduced thermal dissipation and achieves robust performance. This combination of features make this device an excellent voltage source for powering sensitive analog low-voltage ( $\leq 5.5V$ ) devices.

#### 6.3.2 Low-Noise, Ultra-High Power-Supply Rejection Ratio (PSRR)

The device architecture features a highly accurate, high-precision, low-noise current reference followed by a state-of-the-art, complementary metal oxide semiconductor (CMOS) error amplifier. This CMOS error amplifier is  $6nV/\sqrt{Hz}$  at 10kHz noise for  $V_{OUT} \ge 0.5V$ . Unlike previous-generation LDOs, the unity-gain configuration of this device provides low noise over the entire output voltage range. Additional noise reduction and higher output current is achieved by placing multiple TPS7A56 LDOs in parallel. See the *Paralleling for Higher Output Current and Lower Noise* section.

#### 6.3.3 Programmable Soft-Start (NR/SS Pin)

The device features a programmable, monotonic, current-controlled, soft-start circuit. This circuit uses the  $C_{NR/SS}$  capacitor to minimize inrush current into the output capacitor and load during start-up. This circuitry reduces the start-up time for applications that require the output voltage to reach at least 90% of the set value for fast system start-up. See the *Soft-Start, Noise Reduction (NR/SS Pin), and Power-Good (PG Pin)* section for more details.



#### 6.3.4 Precision Enable and UVLO

Depending on the circuit implementation, up to three independent undervoltage lockout (UVLO) voltage circuits are potentially active. An internally set UVLO on the input supply (IN pin) and the bias supply (BIAS pin) automatically disables the LDO when the input voltage reaches the minimum threshold. The precision EN function (EN pin) also functions as a user-programmable UVLO. This programmability includes:

- 1. The internal input supply voltage UVLO circuit prevents the regulator from turning on when the input voltage is not high enough. See the *Electrical Characteristics* table for more details.
- 2. The internal bias supply voltage UVLO circuit prevents the regulator from turning on when the bias voltage is not high enough. See the *Electrical Characteristics* table for more details.
- 3. The precision enable circuit allows a simple sequencing of multiple power supplies with a resistor divider from another supply. Use this enable circuit to set an external UVLO voltage at which the device is enabled using a resistor divider on the EN pin. See the *Precision Enable (External UVLO)* section for more details.

#### 6.3.5 Charge Pump Enable and BIAS Rail

This device allows the internal charge pump to be disabled for systems that cannot tolerate any switching noise.

When  $V_{IN}$  is less than 1.1V, the BIAS rail is required because this rail sources the current needed by the internal circuitry. The charge pump is either enabled or disabled. Consider adequate operating headroom requirements from OUT to BIAS if the charge pump is disabled. See the *Undervoltage Lockout (UVLO) Operation* section for more details.

When  $V_{IN}$  is greater than or equal to 1.1V, the CP\_EN pin connection determines how the internal circuitry is powered. If CP\_EN is connected to GND (CP disabled), the internal circuitry is powered from the BIAS rail. See the *Undervoltage Lockout (UVLO) Operation* section for more details. If CP\_EN is connected to the supply (CP enabled), any current required to power the internal circuitry comes from the IN pin. As such, leave the BIAS pin open.

#### 6.3.6 Power-Good Pin (PG Pin)

The PG pin is an output indicating if the LDO is ready to provide power. This pin is implemented using an open-drain architecture. During the start-up phase, the PG voltage threshold is set by the REF voltage when the fast soft-start is ongoing . The PG threshold is set by the NR/SS voltage when the fast soft-start is completed and the switch between REF and NR/SS is closed.

As shown in the *Functional Block Diagram*, the PG pin is implemented by comparing the SNS pin voltage to an internal reference voltage. As such, the PG pin is considered a voltage indicator reflecting the output voltage status.

For PG pin implementation, see the *Power-Good Functionality* section.

#### 6.3.7 Active Discharge

To quickly discharge internal nodes, the device incorporates two internal pulldown metal-oxide semiconductor field effect transistors (MOSFETs). The first pulldown MOSFET connects a resistor ( $R_{DIS}$ ) from OUT to ground when the device is disabled to actively discharge the output capacitor. The second pulldown MOSFET connects a resistor from NR/SS ( $R_{NR/SS\_DIS}$ ) to ground when the device is disabled and discharges the NR/SS capacitor. Both pulldown MOSFETs are activated by any of the following events:

- Driving the EN pin below the V<sub>EN(LOW)</sub> threshold
- The IN pin voltage falling below the undervoltage lockout V<sub>UVLO(IN)</sub> threshold
- The BIAS pin voltage falling below the undervoltage lockout VUVLO(BIAS) threshold

#### Note

A brownout event on BIAS during a low-input, low-output (LILO) operation (<  $1.1V_{IN}$ ) results in incomplete C<sub>NR/SS</sub> discharge. Consider the time constant on both the NR/SS and OUT pins for a proper system shutdown procedure.



#### 6.3.8 Thermal Shutdown Protection (T<sub>SD</sub>)

The device contains a thermal shutdown protection circuit to disable the device when the junction temperature  $(T_J)$  of the pass transistor rises to  $T_{SD(shutdown)}$  (typical). Thermal shutdown hysteresis makes sure that the device resets (turns on) when the temperature falls to  $T_{SD(reset)}$  (typical).

The thermal time-constant of the semiconductor die is fairly short. Thus the device cycles on and off when thermal shutdown is reached until power dissipation is reduced. Power dissipation during start-up is high from large  $V_{IN} - V_{OUT}$  voltage drops across the device or from high inrush currents charging large output capacitors. Under some conditions, the thermal shutdown protection disables the device before start-up completes.

For reliable operation, limit the junction temperature to the maximum listed in the *Recommended Operating Conditions* table. Operation above this maximum temperature causes the device to exceed operational specifications. Although the device internal protection circuitry is designed to protect against thermal overload conditions, this circuitry is not intended to replace proper heat sinking. Continuously running the device into thermal shutdown or above the maximum recommended junction temperature reduces long-term reliability.

#### 6.4 Device Functional Modes

#### 6.4.1 Normal Operation

The device regulates to the nominal output voltage when the following conditions are met:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V<sub>OUT(nom)</sub> + V<sub>DO</sub>).
- The bias voltage is greater than the nominal output voltage plus the OUT-to-BIAS dropout voltage. This
  condition occurs if the charge pump is disabled or if the input voltage is less than 1.1V. The OUT-to-BIAS
  dropout voltage is defined as V<sub>OUT(nom)</sub> + V<sub>DO(BIAS)</sub>.
- The output current is less than the current limit  $(I_{OUT} < I_{CI})$ .
- The device junction temperature is less than the thermal shutdown temperature (T<sub>J</sub> < T<sub>SD(shutdown)</sub>).
- The voltage on the EN pin has previously exceeded the V<sub>IH(EN)</sub> threshold voltage and has not yet decreased to less than the enable falling threshold.

Table 6-1 summarizes all valid modes of operation and shows what rail is sourcing the internal biasing current.

OPERATING	PARAMETER					
MODE	V <sub>IN</sub>	V <sub>BIAS</sub>	V <sub>CP_EN</sub>	V <sub>EN</sub>	I <sub>OUT</sub>	TJ
Normal mode	$V_{IN} \ge V_{OUT(nom)} + V_{DO} \text{ and } V_{IN} \ge V_{UVLO(IN)}$	V <sub>BIAS</sub> ≥ V <sub>OUT</sub> + 3.2V	V <sub>CP_EN</sub> ≥ V <sub>IH(CP_EN)</sub>	V <sub>EN</sub> ≥ V <sub>IH(EN)</sub>	I <sub>OUT</sub> < I <sub>CL</sub>	T <sub>J</sub> < T <sub>SD</sub> for shutdown
Dropout mode	V <sub>IN(min)</sub> < V <sub>IN</sub> < V <sub>OUT(nom)</sub> + V <sub>DO</sub>	V <sub>BIAS</sub> < V <sub>OUT</sub> + 3.2V	V <sub>CP_EN</sub> > V <sub>IH(CP_EN)</sub>	$V_{EN}$ > $V_{IH(EN)}$	I <sub>OUT</sub> < I <sub>CL</sub>	T <sub>J</sub> < T <sub>SD</sub> for shutdown
Disabled mode	V <sub>IN</sub> < V <sub>UVLO(IN)</sub>	V <sub>BIAS</sub> < V <sub>BIAS(UVLO)</sub>	$V_{CP_EN} < V_{IL(CP_EN)}$	$V_{EN} < V_{IL(EN)}$	-	T <sub>J</sub> ≥ T <sub>SD</sub> for shutdown

#### **Table 6-1. Device Functional Mode Comparison**



#### 6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. In this mode, the transient performance of the device becomes significantly degraded. During this mode, the pass transistor is driven fully on. Line or load transients in dropout potentially result in large output voltage deviations.

#### Note

If the charge pump is disabled, maintain a minimum UVLO (BIAS) voltage above the REF voltage. A voltage greater than or equal to the 3V BIAS rail is required. However, this requirement is only needed when the charge pump is enabled and the IN voltage is less than 1.1V. If the charge pump is enabled and the IN voltage is less than 1.1V. If the charge pump is enabled and the IN voltage is not required.

For additional information, see the Undervoltage Lockout (UVLO) Operation section.

#### 6.4.3 Disabled

Shutdown the device output by forcing the voltage of the EN pin to less than the  $V_{IH(EN)}$  threshold (see the *Electrical Characteristics* table). When disabled, the pass transistor is turned off, internal circuits are shutdown, and both the NR/SS and OUT pin voltages are actively discharged to ground. These pin voltages are discharged by internal discharge circuits to ground when the IN pin voltage is higher than or equal to a diode-drop voltage.

#### 6.4.4 Current-Limit Operation

If the output current is greater than or equal to the minimum current limit  $(I_{LIM(Min)})$ , then the device operates in current-limit mode. Current limit is a foldback implementation.



### 7 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

#### 7.1 Application Information

Successfully implementing an LDO in an application depends on the application requirements. This section discusses key device features and how to best implement them to achieve a reliable design.

#### 7.1.1 Precision Enable (External UVLO)

The precision enable circuit (EN pin) turns the device on and off. As shown in Figure 7-1, use this circuit to set an external undervoltage lockout (UVLO) voltage. This circuit turns the device on and off using a resistor divider between IN (or BIAS when the charge pump is disabled), EN, and GND.




Figure 7-1. Precision EN Used as an External UVLO

Use this external UVLO solution to prevent the device from turning on when the input supply voltage is not high enough. The external UVLO places the device in dropout operation. This solution also allows simple sequencing of multiple power supplies with a resistor divider from another supply. Because this pin does not have an internal pulldown resistor, the EN pin is never left floating. This condition provides another benefit from using a resistor divider to enable or disable the device. However, place a zener diode between the EN pin and ground if needed to comply with the absolute maximum ratings on this pin.

Use Equation 1 and Equation 2 to determine the correct resistor values.

$V_{ON} = V_{OFF} \times [(V_{IH(EN)} + V_{HYS(EN)}) / V_{EN}]$	(1)
$R_{(TOP)} = R_{(BOTTOM)} \times (V_{ON} / V_{IH(EN)} - 1)$	(2)
here: Vers is the input or bias voltage where the regulator turns off	

wh

- V<sub>OFF</sub> is the input or bias voltage where the regulator turns off
- $V_{ON}$  is the input or bias voltage where the regulator turns on

Note	
For the EN pin input current, I <sub>EN</sub> , effects are ignored.	

#### 7.1.2 Undervoltage Lockout (UVLO) Operation

Table 7-1 lists the UVLO thresholds for different modes of operation.

			UVLO THRESHOLD (typ) WITH CHARGE PUMP ON AND BIAS		
V <sub>UVLO(IN)</sub> rising	0.67V	1.07V	0.67V		
V <sub>UVLO(BIAS)</sub> rising	V <sub>REF</sub> + 2.1V	N/A	Max (V <sub>REF</sub> + 2.1V, 2.8V)		

#### Table 7-1. Relative Threshold for Different Modes of Operation

#### 7.1.2.1 IN Pin UVLO

The IN pin UVLO (UVLO(IN)) circuit makes sure the device remains disabled before the input supply reaches the minimum operational voltage range. This circuit also makes sure that the device shuts down when the input supply falls too low.

The UVLO(IN) circuit has a minimum response time of several microseconds to fully assert. During this time, a downward line transient below approximately 0.67V causes the input supply UVLO(IN) to assert for a short time. However, the UVLO(IN) circuit does not have enough stored energy to fully discharge the internal circuits inside the device. The OUT and NR/SS capacitors therefore are poentially incompletely discharged.

#### Note

The effect of the downward line transient triggers the overshoot prevention circuit. This effect is easily mitigated by using the solution proposed in the *Precision Enable (External UVLO)* section.

#### 7.1.2.2 BIAS UVLO

The BIAS pin UVLO (UVLO(BIAS)) circuit makes sure the device remains disabled before the input supply reaches the minimum operational voltage range. This circuit makes sure the device shuts down when the input supply falls too low.

The UVLO(BIAS) circuit has a minimum response time of several microseconds to fully assert. During this time, a downward line transient below approximately 2.8V or  $V_{REF}$  + 2.1V causes the input supply UVLO(BIAS) to assert for a short time. When this transient is below approximately 2.8V, enable the charge pump; when at  $V_{REF}$  + 2.1V, disable the charge pump. However, the UVLO(BIAS) circuit does not have enough stored energy to fully discharge the internal circuits inside of the device. Thus, potentially resulting in incomplete discharge of the OUT and NR/SS capacitors.

#### Note

The effect of the downward line transient triggers the overshoot prevention circuit. This effect is easily mitigated by using the solution proposed in the *Precision Enable (External UVLO)* section.

#### 7.1.2.3 Typical UVLO Operation

Figure 7-2 illustrates the UVLO (IN or BIAS) circuit response to various input voltage events. The diagram is separated into the following regions:

- Region A: The device does not turn on until the input reaches the UVLO rising threshold.
- Region B: Normal operation with a regulated output.
- Region C: Brownout event above the UVLO falling threshold (UVLO rising threshold UVLO hysteresis). The
  output potentially falls out of regulation but the device is still enabled.
- Region D: Normal operation with a regulated output.
- Region E: Brownout event below the UVLO falling threshold. The device is disabled in most cases and the output falls because of the load and active discharge circuit. The device is reenabled when the UVLO rising threshold is reached by the input voltage and a normal start-up then follows.
- Region F: Normal operation followed by the input falling to the UVLO falling threshold.
- Region G: The device is disabled when the input voltage falls below the UVLO falling threshold to 0V. The output falls because of the load and active discharge circuit.






Figure 7-2. Typical UVLO Operation

#### 7.1.2.4 UVLO(IN) and UVLO(BIAS) Interaction

A glitch potentially occurs on the output during the shutdown power-supply sequence if the BIAS rail falls prior to the IN rail. This error occurs when operating with IN between 1.07V and 1.1V with the internal charge pump on.

When the BIAS rail falls below the  $V_{UVLO\_BIAS}$  threshold, the output is disabled. When the IN rail is above the minimum UVLO threshold to operate, the LDO restarts. Figure 7-3 shows this behavior.

To prevent this behavior, follow the proper turn-off power-supply sequence, or select an operating mode (such as charge pump disabled).




Figure 7-3. UVLO<sub>IN</sub> and UVLO<sub>BIAS</sub> Interaction



#### 7.1.3 Dropout Voltage (V<sub>DO</sub>)

Generally speaking, dropout voltage ( $V_{DO}$ ) often refers to the minimum voltage difference between the input and output voltage that is required for regulation. This minimum voltage difference is defined as  $V_{DO} = V_{IN} - V_{OUT}$ . When  $V_{IN}$  drops to or below the set  $V_{DO}$  for the given load current, the device functions as a resistive switch. In this state, the device does not regulate output voltage. When the device operates in dropout, the output voltage tracks the input voltage and dropout voltage ( $V_{DO}$ ) is proportional to the output current. In this state, the device operates as a resistive switch. Operating the device at or near dropout significantly degrades the device transient performance and PSRR. Maintaining sufficient  $V_{OpHr}$  significantly improves device transient performance and PSRR.

#### Note

If the minimum BIAS rail is set 3.2V above  $V_{REF}$  with the internal charge pump disabled, the pass transistor cannot be in BIAS-to-OUT dropout. Thus leaving only the IN-to-OUT dropout conditions to be considered.  $V_{REF}$  is the reference pin voltage range, as defined by the *Recommended Operating Conditions* table. For other operating conditions, see the *Undervoltage Lockout (UVLO) Operation* section.

#### 7.1.4 Input and Output Capacitor Requirements (C<sub>IN</sub> and C<sub>OUT</sub>)

The TPS7A56 is designed and characterized for operation with  $22\mu$ F or greater ceramic capacitors at the output and  $1\mu$ F or greater at the input. Make sure the output capacitors have  $15\mu$ F or greater of capacitance and the input capacitors have  $5\mu$ F or greater of capacitance. Use at least a  $10\mu$ F capacitor at the input to minimize input impedance. Place the input and output capacitors as near as practical to the respective input and output pins to minimize trace parasitics. Keep trace inductance from the input supply to the TPS7A56 low. A fast current transient causes V<sub>IN</sub> to ring above the absolute maximum voltage rating and damage the device. Mitigate this situation by adding additional input capacitors to dampen the ringing, thereby keeping any voltage spike below the device absolute maximum ratings.

#### Note

Because of the wide bandwidth, the LDO error amplifier potentially reacts faster than the output capacitor. In such a case, the load behavior appears directly on the LDO supply, potentially dragging the supply down. To avoid such behaviors, minimize both ESR and ESL present on the output; see the *Recommended Operating Conditions* table.

#### 7.1.5 Recommended Capacitor Types

The device is designed to be stable using low equivalent series resistance (ESR) and low equivalent series inductance (ESL) ceramic capacitors. Use these capacitors at the input, output, and noise-reduction pin. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but use good judgment. Ceramic capacitors that employ X7R-, X5R-, and COG-rated dielectric materials provide relatively good capacitive stability across temperature. However, using Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, ceramic capacitance varies with operating voltage and temperature. Make sure to derate ceramic capacitors by at least 50%. The input and output capacitors recommended herein account for a capacitance derating of approximately 50%. At high  $V_{IN}$  and  $V_{OUT}$  conditions ( $V_{IN} = 5.5V$  to  $V_{OUT} = 5.0V$ ) and temperature extremes, the derating is potentially greater than 50%. Take this derating potential into consideration.

The device requires input, output, and noise-reduction capacitors for proper device operation. Use the nominal or larger than nominal input and output capacitors. as specified in the *Recommended Operating Conditions* table. Place input and output capacitors as close as possible to the corresponding pin. Make capacitor GND connections as close as possible to the device GND pin to shorten transient currents on the return path. Using a larger input capacitor or a bank of capacitors with various values is always good design practice to counteract input trace inductance. This practice also improves transient response and reduces input ripple and noise.



Similarly, multiple capacitors on the output reduce charge pump ripple and optimize PSRR; see the *Optimizing Noise and PSRR* section.


Use the nominal noise-reduction  $C_{NR/SS}$  capacitor because using a larger  $C_{NRSS}$  capacitor lengthens the start-up time.

#### 7.1.6 Soft-Start, Noise Reduction (NR/SS Pin), and Power-Good (PG Pin)

The NR/SS pin has dual functionality. This pin controls the soft-start time and reduces the noise generated by the internal band-gap reference and the external resistor  $R_{REF}$ . The NR/SS capacitor ( $C_{NR/SS}$ ) reduces the output noise to very low levels and sets the output ramp rate to limit inrush current.

The device features a programmable, monotonic, voltage-controlled, soft-start circuit that is set to work with an external capacitor ( $C_{NR/SS}$ ). In addition to the soft-start feature, the  $C_{NR/SS}$  capacitor also lowers the output voltage noise of the LDO. Use the soft-start feature to eliminate power-up initialization problems. The controlled output voltage ramp also reduces peak inrush current during start up, minimizing start-up transients to the input power bus.

To achieve a monotonic start up, the device output voltage tracks the  $V_{NR/SS}$  reference voltage until this reference reaches the set value (the set output voltage). The  $V_{NR/SS}$  reference voltage is set by the  $R_{REF}$  resistor. During start up, the device uses a fast charging current ( $I_{FAST_SS}$ ), as shown in Figure 7-4, to charge the  $C_{NR/SS}$  capacitor.






Figure 7-4. Simplified Soft-Start Circuit

The 200 $\mu$ A (typical) I<sub>NR/SS</sub> current quickly charges C<sub>NR/SS</sub> until the voltage reaches approximately 97% of the set output voltage. Then the I<sub>SS</sub> current turns off and the switch between REF and NR/SS closes. Thus leaving only the I<sub>REF</sub> current to charge C<sub>NR/SS</sub> to the set output voltage level.

#### Note

The discharge pulldown resistor on NR/SS (see the *Functional Block Diagram*) is engaged when any ground-referenced UVLOs are tripped, or when any faults occur. Such faults include overtemperature, POR, IREF bad, or OTP error faults. This resistor only engages when one of these events are active and the NRSS pin is above 50mV.


The soft-start ramp time depends on the fast start-up ( $I_{NR/SS}$ ) charging current, the reference current ( $I_{REF}$ ),  $C_{NR/SS}$  capacitor value, and the targeted output voltage ( $V_{OUT(target)}$ ). Equation 3 calculates the soft-start ramp time.

Copyright © 2025 Texas Instruments Incorporated

(3)

Soft-start time  $(t_{SS}) = (V_{OUT(target)} \times C_{NR/SS}) / (I_{SS})$ 

The I<sub>SS</sub> current is provided in the *Typical Characteristics* section and has a value of 200 $\mu$ A (typical). The I<sub>REF</sub> current has a value of 50 $\mu$ A (typical). The remaining 3% of the start-up time is determined by the R<sub>REF</sub> × C<sub>NR/SS</sub> time constant. Figure 7-5 shows the PG threshold at start-up.






The output voltage noise is lowered significantly by increasing the  $C_{NR/SS}$  capacitor. The  $C_{NR/SS}$  capacitor and  $R_{REF}$  resistor form a LPF that filters out noise from the  $V_{REF}$  voltage reference, thereby reducing the device noise floor. The low-pass filter (LPF) is a single-pole filter and Equation 4 calculates the LPF cutoff frequency. Increasing the  $C_{NR/SS}$  capacitor significantly lowers output voltage noise, however, doing so lengthens start-up time. For low-noise applications, use a  $4.7\mu$ F  $C_{NR/SS}$  for optimal noise and start-up time trade off.

Cutoff Frequency ( $f_{cutoff}$ ) = 1 / (2 ×  $\pi$  ×  $R_{REF}$  ×  $C_{NR/SS}$ )

(4)

Figure 7-6 shows the impact of the  $C_{NR/SS}$  capacitor on the LDO output voltage noise.



#### Figure 7-6. Output Voltage Noise Density vs C<sub>NR/SS</sub> With Charge Pump Enabled



#### 7.1.7 Optimizing Noise and PSRR

Noise is generally defined as any unwanted signal combining with the desired signal (such as the regulated LDO output) that results in degraded power-supply source quality. Noise is easily noticed in audio as a hissing or popping sound. Extrinsic and intrinsic are the two basic groups that noise is categorized into. Noise produced from an external circuit or natural phenomena such as 50Hz to 60Hz power-line noise (spikes), with harmonics, is an excellent representative of extrinsic noise. Intrinsic noise is produced by components within the device circuitry, such as resistors and transistors. For this device, the two dominating sources of intrinsic noise are the error amplifier and the internal reference voltage ( $V_{REF}$ ). Another term that sometimes combines with extrinsic noise is PSRR. PSRR refers to the ability of the circuit or device to reject or filter out input supply noise. PSRR is expressed as a ratio of output voltage noise ripple to input voltage noise ripple.

Optimize the device intrinsic noise and PSRR by carefully selecting:

- C<sub>NR/SS</sub> for the low-frequency range up to the device bandwidth
- C<sub>OUT</sub> for the high-frequency range close to and higher than the device bandwidth
- Operating headroom, V<sub>IN</sub> V<sub>OUT</sub> (V<sub>OpHr</sub>), mainly for the low-frequency range up to the device bandwidth, but also for higher frequencies to a less effect

Device noise performance is significantly improved by using a larger  $C_{NR/SS}$  capacitor to filter out noise coupling from the input into the device  $V_{REF}$  reference. This coupling is especially apparent from low frequencies up to the device bandwidth. The low-pass filter formed by  $C_{NR/SS}$  and  $R_{REF}$  is designed to target low-frequency noise originating in the input supply. One downside of a larger  $C_{NR/SS}$  capacitor is a longer start-up time. The device unity-gain configuration eliminates the noise performance degradation that other LDOs suffer from because of the feedback network. Furthermore, increasing the device load current has little to no effect on the device noise performance.

Further improvement to the device noise at a higher frequency range than the device bandwidth is achieved by using a larger  $C_{OUT}$  capacitor. However, a larger  $C_{OUT}$  increases inrush current and slows down the device transient response.

These behaviors are described in the *Typical Characteristics* section. Figure 5-6 and Figure 5-8 list the measured 10Hz to 100kHz RMS noise for a 5V device. These curves illustrate a 0.5V output voltage with a 300mV headroom for different  $C_{NR/SS}$  and  $C_{OUT}$  conditions with a 6A load current. Table 7-2 and Table 7-3 list the typical output noise for these capacitors.

Increasing the operational headroom between V<sub>IN</sub> and V<sub>OUT</sub> has little to no effect on improving noise performance. However, this increase does improve PSRR significantly for frequency ranges up to the device bandwidth. Higher headroom also improves transient performance of the device as well. Although  $C_{OUT}$  has little to no affect on improving PSRR at low frequency,  $C_{OUT}$  improves PSRR for higher frequencies beyond the device bandwidth. A larger  $C_{OUT}$  also lengthens start-up time and increases start-up inrush current. A combination of capacitors, such as  $470\mu$ F ||  $22\mu$ F is more effective because a combination provides lower ESR and ESL.

#### Table 7-2. Output Noise for 0.5V<sub>OUT</sub> vs C<sub>OUT</sub>, and Typical Start-Up Time

$V_n$ ( $\mu V_{RMS}),$ 10Hz to 100kHz BW	C <sub>NR/SS</sub> (μF)	C <sub>OUT</sub> (μF)	START-UP TIME (ms)
2.19	4.7	22	11.75
2.07	4.7	470	11.75

#### Table 7-3. Output Noise for 5V<sub>OUT</sub> vs $C_{NR/SS}$ , $C_{OUT}$ , and Typical Start-Up Time for $V_{CP}$ EN = 5.3V

			<u> </u>
$V_n$ ( $\mu V_{RMS}),$ 10Hz to 100kHz BW	C <sub>NR/SS</sub> (μF)	C <sub>OUT</sub> (μF)	START-UP TIME (ms)
15.2	0.1	22	2.5
3.05	1	22	25
2.45	4.7	22	117.5



#### 7.1.8 Adjustable Operation

As shown in Figure 7-7, the output voltage of the device is able to be set using a single external resistor (R<sub>REF</sub>).




Figure 7-7. Typical Circuit

Use Equation 5 to calculate the  $R_{REF}$  value needed for the desirable output voltage.

 $V_{OUT} = I_{REF(NOM)} \times R_{REF}$ 

(5)

Table 7-4 shows the recommended  $R_{REF}$  resistor values to achieve several common rails using a standard 1%-tolerance resistor.

Table 7-4. Recommended R <sub>REF</sub> Values						
TARGETED OUTPUT VOLTAGE (V)RREF (kΩ) <sup>(1)</sup> CALCULATED OUTPUT VOLTAGE (V)						
0.5	10.0	0.500				
0.6	12.1	0.605				
0.7	14.0	0.700				
0.8	16.2	0.810				
0.9	18.2	0.910				
1.0	20.0	1.000				
1.2	24.3	1.215				
1.5	30.1	1.505				
2.5	49.9	2.495				
3.0	60.4	3.020				
3.3	66.5	3.325				
3.6	71.5	3.575				
4.7	95.3	4.765				
5.0	100.0	5.000				

(1) 1% resistors.



#### 7.1.9 Load Transient Response

The load-step transient response is the LDO output voltage response to load current, whereby output voltage regulation is maintained. There are two key transitions during a load transient response. These are the transition from a light to a heavy load, and the transition from a heavy to a light load. The regions shown in Figure 7-8 are broken down in this section. Regions A, E, and H are where the output voltage is in steady-state regulation.




Figure 7-8. Load Transient Waveform

During transitions from a light load to a heavy load:

- The initial voltage dip is a result of the depletion of the output capacitor charge and parasitic impedance to the output capacitor (region B)
- Recovery from the dip results from the LDO increasing the sourcing current, and leads to output voltage regulation (region C)

During transitions from a heavy load to a light load:

- The initial voltage rise results from the LDO sourcing a large current, and leads to the output capacitor charge to increase (region F)
- Recovery from the rise results from the LDO decreasing the sourcing current in combination with the load discharging the output capacitor (region G)

Transitions between current levels changes the internal power dissipation because the device is a high-current device (region D). The change in power dissipation changes the die temperature during these transitions, and leads to a slightly different voltage level. This temperature-dependent output voltage level shows up in the various load transient responses.

A larger output capacitance reduces the peaks during a load transient but slows down the response time of the device. A larger dc load also reduces the peaks. This condition occurs because the amplitude of the transition is lowered and a higher current discharge path is provided for the output capacitor.

#### Note

The TPS7A56, with such high bandwidth, potentially reacts faster than the output capacitors. Make sure that there is sufficient capacitance at the input of the LDO.



#### 7.1.10 Charge Pump Operation

As discussed in the *Charge Pump Enable and BIAS Rail* section, the internal charge pump is enabled or disabled using the CP\_EN pin. Thus, allowing for operation as low as 1.1V without a BIAS rail.

The CP EN pin voltage threshold and hysteresis are defined in the *Electrical Characteristics* table.

Depending on the circuit implementation, the internal charge pump is powered from either the IN or the BIAS rails. This pin is not designed to be digitally controlled with a digital I/O pin. Instead, this pin is intended to be tied on the printed circuit board (PCB) to an analog rail.

Although not intended to be controlled dynamically, the CP\_EN pin is controlled with a low impedance source. Make sure to provide adequate sequencing between EN and CP\_EN because the CP\_EN pin is latched when the EN pin is turned on. Only an EN reset or a power cycle clears and resets the CP\_EN latch.

Figure 7-9 shows the switching frequency of the charge pump at no-load and full load.




Figure 7-9. Charge Pump Noise

#### 7.1.11 Sequencing

There is no sequencing requirement between IN, BIAS, and EN. CP\_EN is an analog signal and is required to be connected to either IN, BIAS, or GND.

A false PG is triggered during shutdown if the BIAS rail is faster than the IN rail takes to discharge. This same scenario occurs with devices having an internal MUX and charge pump.

When the bias rail decreases below  $V_{UVLO(BIAS)}$ , the internal MUX between IN and BIAS switches over. This condition causes the LDO to be fully powered from the IN rail.

When the BIAS rail goes below UVLO(BIAS) with the IN rail greater than 1.1V and the charge pump enabled, the LDO restarts. The LDO restarts because IN is still a valid condition for operations.

#### 7.1.12 Power-Good Functionality

As described in the *Functional Block Diagram*, the PG pin is a open-drain MOSFET driven by a Schmitt trigger. The Schmitt trigger compares the SNS pin voltage to a preselected voltage equal to 90% that of the reference voltage.

As mentioned in the *Recommended Operating Conditions* table, make sure the pullup resistance is between  $10k\Omega$  and  $100k\Omega$  for best performance. If PG functionality is not desired, either leave the PG pin floating or connected to GND.

There are two UVLO circuits present on the BIAS rail, one referenced to GND ( $V_{UVLO(BIAS)}$ ) and one referenced to  $V_{REF}$  ( $V_{UVLO(BIAS)} - V_{REF}$ ). A false PG event occurs as a result of logic priorities when the charge pump is disabled.

To eliminate any false PG events, consider setting  $V_{BIAS}$  3.2V above  $V_{OUT}$ .

 Table 7-5 describes the various UVLO behaviors.

(8)

V <sub>IN</sub>	V <sub>UVLO(BIAS)</sub> RISING	V <sub>UVLO(BIAS)</sub> FALLING	V <sub>UVLO(BIAS)</sub> – V <sub>REF</sub> RISING	V <sub>UVLO(BIAS)</sub> – V <sub>REF</sub> FALLING	
0.5V	2.8V	2.685V	2.1 + 0.5 = 2.6V	1.86 + 0.5 = 2.36V	
0.7V	2.8V	2.685V	2.1 + 0.7 = 2.8V	1.86 + 0.7 = 2.56V	
1.4V	2.8V	2.685V	2.1 + 1.4 = 3.5V	1.86 + 1.4 = 3.26V	
5.2V	2.8V	2.685V	2.1 + 5.2 = 7.3V	1.86 + 5.2 = 7.06V	

#### Table 7-5. UVLO Triggered PG Events

#### 7.1.13 Paralleling for Higher Output Current and Lower Noise

Achieving higher output current and lower noise is achievable by paralleling two or more LDOs. Carefully plan out implementation to optimize performance and minimize output current imbalance.

Because the TPS7A56 output voltage is set by a resistor driven by a current source, adjust the REF resistor and capacitor. The following equations calculate the resistor and capacitor settings.

$R_{REF} = V_{OUT\_TARGET} / (n \times I_{REF})$	(6)
$C_{NR/SS_{parallel}} = n \times C_{NR/SS_{single}}$	(7)

where:

- n is the number of LDOs in parallel
- I<sub>REF</sub> is the REF current as provided in the *Electrical Characteristics* table
- C<sub>NR/SS</sub>\_single is the NR/SS capacitor for a single LDO; make sure each LDO has a separate C<sub>NR/SS</sub> capacitor

The LDO functions as a buffer when connecting the IN pins together. Thus, the current imbalance is only affected by the error offset voltage of the error amplifier. As such, express the current imbalance as:

$$\epsilon_{I} = V_{OS} \times 2 \times R_{BALLAST} / (R_{BALLAST}^{2} - \Delta R_{BALLAST}^{2})$$

where:

- ε<sub>l</sub> is the current imbalance
- V<sub>OS</sub> is the LDO error offset voltage
- R<sub>BALLAST</sub> is the ballast resistor
- ΔR<sub>BALLAST</sub> is the deviation of the ballast resistor value from the nominal value

Figure 7-10 shows a diagram of multiple devices in parallel.






Figure 7-10. Paralleling Multiple TPS7A56 Devices

Using the configuration described, the LDO output noise is reduced by:

$$e_{O_{parallel}} = (1 / \sqrt{n}) \times e_{O_{single}}$$

#### where:

- n is the numbers of LDOs in parallel
- e<sub>O\_single</sub> is the output noise density from a single LDO
- e<sub>O\_parallel</sub> is the output noise density for the resulting parallel LDO

In Figure 7-10, the noise is reduced by  $1/\sqrt{2}$ .

For more information in paralleling LDOs see:

- Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast Resistors technical white paper
- A Scaleable, High-Current, Low-Noise Parallel LDO Reference Design design guide
- Parallel LDO Architecture Design Using Ballast Resistors technical white paper

#### 7.1.14 Power Dissipation (P<sub>D</sub>)

Circuit reliability requires proper consideration pf the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. Make sure the PCB area around the regulator has few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation ( $P_D$ ).

$$\mathsf{P}_{\mathsf{D}} = (\mathsf{V}_{\mathsf{IN}} - \mathsf{V}_{\mathsf{OUT}}) \times \mathsf{I}_{\mathsf{OUT}}$$

(10)

Copyright © 2025 Texas Instruments Incorporated

#### Note

Power dissipation is minimized, and thus greater efficiency achieved, by proper selection of the system voltage rails. Proper selection allows the minimum input-to-output voltage differential to be obtained. The low dropout of the device allows for maximum efficiency across a wide range of output voltages.



The primary heat conduction path for the package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area contains an array of plated vias that conduct heat to any inner plane areas or to a bottom-side copper plane.

The power dissipation through the device determines the junction temperature  $(T_J)$  for the device. Power dissipation and junction temperature are most often related by the  $R_{\theta JA}$  of the combined PCB and device package and the  $T_A$ .  $R_{\theta JA}$  is the junction-to-ambient thermal resistance and  $T_A$  is the temperature of the ambient air. The following equation describes this relationship.

$$\Gamma_{\rm J} = T_{\rm A} = (R_{\rm \theta JA} \times P_{\rm D}) \tag{11}$$

The following equation rearranges this relationship for output current.

$$I_{OUT} = (T_J - T_A) / [R_{\theta JA} \times (V_{IN} - V_{OUT})]$$
(12)

Unfortunately, this thermal resistance ( $R_{\theta JA}$ ) is highly dependent on the heat-spreading capability built into the particular PCB design. This resistance therefore varies according to total copper area, copper weight, and location of the planes. The  $R_{\theta JA}$  recorded in the *Thermal Information* table is determined by the JEDEC standard, PCB, and copper-spreading area.  $R_{\theta JA}$  is only used as a relative measure of package thermal performance. For a well-designed thermal layout,  $R_{\theta JA}$  is actually the sum of the RTE package  $R_{\theta JCbot}$  plus the thermal resistance contribution by the PCB copper.  $R_{\theta JCbot}$  is the junction-to-case (bottom) thermal resistance, as given in the *Thermal Information* table.

#### 7.1.15 Estimating Junction Temperature

The JEDEC standard now recommends using psi ( $\Psi$ ) thermal metrics to estimate the LDO junction temperatures when in-circuit on a typical PCB board application. These metrics are not strictly speaking thermal resistances, but rather offer practical and relative means of estimating junction temperatures. These psi metrics are determined to be significantly independent of the copper-spreading area. The key thermal metrics ( $\Psi_{JT}$  and  $\Psi_{JB}$ ) are used in accordance with Equation 13 and are given in the *Electrical Characteristics* table.

$$\Psi_{JT}: T_{J} = T_{T} + \Psi_{JT} \times P_{D}$$

$$\Psi_{JB}: T_{J} = T_{B} + \Psi_{JB} \times P_{D}$$
(13)

where:

- P<sub>D</sub> is the power dissipated as explained in Equation 10
- $T_T$  is the temperature at the center-top of the device package
- T<sub>B</sub> is the PCB surface temperature measured 1mm from the device package and centered on the package edge

#### 7.1.16 TPS7A57EVM-056 Thermal Analysis

The TPS7A57EVM-056 was used to develop the TPS7A5601RTE thermal model. The RTE package is a 3mm  $\times$  3mm, 16-pin WQFN with 25µm plating on each via. The EVM is a 3.5 inch  $\times$  3.5 inch (89mm  $\times$  89mm) PCB comprised of six layers. Table 7-6 lists the layer stackup for the EVM. Figure 7-11 to Figure 7-18 illustrate the various layer details for the EVM.

LAYER	NAME	MATERIAL	THICKNESS (mil)
1	Top overlay	_	_
2	Top solder	Solder resist	0.4
3	Top layer	Copper	2.756
4	Dielectric 1	FR-4 high Tg	9
5	Mid layer 1	Copper	2.756
6	Dielectric 2	FR-4 high Tg	9
7	Mid layer 2	Copper	2.756
8	Dielectric 3	FR-4 high Tg	9
9	Mid layer 3	Copper	2.756
10	Dielectric 4	FR-4 high Tg	9
11	Mid Layer 4	Copper	2.756
12	Dielectric 5	FR-4 high Tg	9
13	Bottom layer	Copper	2.756
14	Bottom solder	Solder resist	0.4






Figure 7-11. Top Assembly Layer and Silkscreen





Figure 7-12. Top Layer Routing











Table 7-7 shows thermal simulation data for the TPS7A57EVM-056. Figure 7-19 and Figure 7-20 show the thermal gradient on the PCB and device. This thermal radiant results when using a 1W power dissipation through the pass transistor with a 25°C ambient temperature.

Table 7-7. TPS7A57EVM-081	Thermal Simulation Data
---------------------------	-------------------------

DUT	R <sub>θJA</sub> (°C/W)	Ψ <sub>JB</sub> (°C/W)	Ψ <sub>JT</sub> (°C/W)
TPS7A57EVM-056	21.9	11.9	0.4





### 7.2 Typical Application




Figure 7-21. Typical Application Schematic

#### 7.2.1 Design Requirements

Table 7-8 lists the required application parameters for this design example.

PARAMETER	DESIGN REQUIREMENT
Input voltage	0.8V, ±3%, provided by the dc/dc converter switching at 1MHz
Bias voltage	11V
Output voltage	0.5V, 1%
Charge pump	Disabled
Output current	4.2A (maximum), 3.5A (minimum)
Noise	Less than 5µV <sub>RMS</sub>
PSRR at 10kHz	80dB at max load current
PSRR at 1MHz	> 35dB at max load current
Maximum load transient	±5mV, 100mA to 3.5A
Start-up environment	Start-up time < 15ms

#### Table 7-8. Design Parameters

#### 7.2.2 Detailed Design Procedure

In this design example, the device is powered by a dc/dc convertor switching at 1MHz. The load requires a 0.5V clean rail with less than  $5\mu V_{RMS}$ . Use typical  $22\mu F$  input and output capacitors and  $4.7\mu F$  NR/SS capacitors. These capacitors achieve a good balance between fast start-up time and excellent noise, and PSRR performance and load transient.


The output voltage is set using a  $10k\Omega$ , thin-film resistor value calculated as described in the *Output Voltage Setting and Regulation* section. The PG pin is not used and is thus connected to ground to help with thermals. The enable voltage is provided by a external I/O. Figure 7-23 illustrates that the device meets all design noise requirements. Figure 7-22 depicts adequate PSRR performance.

As illustrated in Figure 7-24, the load transient is adequate to the power-supply requirement.

Figure 7-21 depicts the implementation of these components.



### 7.2.3 Application Curves



### 7.3 Power Supply Recommendations

The device is designed to operate from an input voltage supply ranging from 0.7V to 6.0V and a BIAS rail up to 11V. Make sure the input voltage range provides adequate operational headroom for the device to have a regulated output. Make sure this input supply is well regulated and low impedance. If the input supply is noisy, use additional input capacitors with low ESR. Increase the operating headroom to achieve the desired output noise, PSRR, and load transient performance.

There is no sequencing requirement between IN, BIAS, and EN. CP\_EN is an analog signal and is required to be connected to either IN, BIAS, or GND.

### 7.4 Layout

#### 7.4.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the circuit board. Place these components as near as practical to the respective LDO pin connections. Place ground return connections to the input and output capacitor, and to the LDO ground pin as close to each other as possible. Use wide, component-side, copper surface for these connections. To avoid negative system performance, do not use vias and long traces to the input and output capacitors. The grounding and layout scheme illustrated in Figure 7-26 minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability.

Because of the wide bandwidth and high output current capability, inductance present on the output negatively impacts load transient response. For best performance, minimize trace inductance between the output and load. A low ESL capacitor combined with low trace inductance limits the total inductance present on the output and optimizes the high-frequency PSRR.



To improve performance, use a ground reference plane, either embedded in the PCB or placed on the bottom side of the PCB opposite the components. This reference plane serves to provide accuracy of the output voltage and shields noise. This plane behaves similar to a thermal plane to spread (or sink) heat from the LDO device when connected to the thermal pad. In most applications, this ground plane is necessary to meet thermal requirements.

#### 7.4.2 Layout Example




Figure 7-26. Recommended Layout



### 8 Device and Documentation Support

#### 8.1 Device Support

#### 8.1.1 Development Support

Use the TPS7A57EVM-056 to install and evaluate the TPS7A56. This evaluation module (EVM) is available to assist in the initial circuit performance evaluation. Request or purchase the TPS7A56 (and related user guide TPS7A57EVM-056) at the Texas Instruments website through the product folders or directly from the TI eStore.

#### 8.1.2 Device Nomenclature

PRODUCT <sup>(1)</sup> DESCRIPTION					
TPS7A56 <b>01yyyz</b>	<ul> <li>01 indicates that this device is offered as an adjustable option.</li> <li>yyy is the package designator.</li> <li>z is the package quantity. R is for large reel.</li> </ul>				

Table 8-1 Device Nomenclature

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or visit the device product folder on www.ti.com.

#### 8.2 Documentation Support

#### 8.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS7A57EVM-056 Evaluation Module user guide
- Texas Instruments, High-Current, Low-Noise Parallel LDO Reference Design design guide
- Texas Instruments, Comprehensive Analysis and Universal Equations for Parallel LDO's Using Ballast Resistors technical white paper
- Texas Instruments, A Scaleable, High-Current, Low-Noise Parallel LDO Reference Design design guide
- Texas Instruments, Parallel LDO Architecture Design Using Ballast Resistors technical white paper

#### 8.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 8.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 8.5 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

#### 8.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 8.7 Glossary

TI Glossary This glossary lists and explains terms, acronyms, and definitions.



### **9 Revision History**

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
March 2025	*	Initial Release

### 10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.




#### **10.1 Mechanical Data**



## **PACKAGE OUTLINE**

#### WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing 2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


www.ti.com



# **EXAMPLE BOARD LAYOUT**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature

number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

www.ti.com




# **EXAMPLE STENCIL DESIGN**

# **RTE0016C**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

www.ti.com



#### PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS7A5601RTER	Active	Production	WQFN (RTE)   16	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A5601
TPS7A5601RTER.A	Active	Production	WQFN (RTE)   16	5000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	7A5601

<sup>(1)</sup> **Status:** For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

### TAPE AND REEL INFORMATION





#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All di	mensions	are	nominal	

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS7A5601RTER	WQFN	RTE	16	5000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com

# PACKAGE MATERIALS INFORMATION

6-Apr-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS7A5601RTER	WQFN	RTE	16	5000	367.0	367.0	35.0

# **RTE 16**

3 x 3, 0.5 mm pitch

# **GENERIC PACKAGE VIEW**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







# **PACKAGE OUTLINE**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



#### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



# **EXAMPLE BOARD LAYOUT**

## WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



# **EXAMPLE STENCIL DESIGN**

# WQFN - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated