



Order

Now



TPS715A-NM SBVS340 - JUNE 2017

TPS715A-NM

Technical

Documents

24-V High Input Voltage, Micropower, 80-mA LDO Voltage Regulator

Features 1

- 24-V Maximum Input Voltage
- Low 3.2-µA Quiescent Current at 80 mA
- Stable With Any Capacitor ($\geq 0.47 \ \mu F$)
- 80-mA Specified Current
- Available in Fixed and Adjustable (1.2 V to 15 V) Versions
- Specified Current Limit
- 3-mm x 3-mm and 2-mm x 2-mm SON Packages
- -40°C to 125°C Specified Junction **Temperature Range**
- For MSP430-Specific Output Voltages See TPS715xx

2 Applications

- **Ultralow Power Microcontrollers** •
- Industrial and Automotive Applications
- Video Surveillance and Security Systems
- Portable, Battery-Powered Equipment
- Medical Imaging

3 Description

Tools &

Software

The TPS715A-NM low-dropout (LDO) voltage regulators offer the benefits of high input voltage, lowlow-power dropout voltage, operation, and miniaturized packaging. The devices operate over an input range of 2.5 V to 24 V and are stable with any capacitor (\geq 0.47 µF). The high maximum input voltage combined with excellent power dissipation capability makes this device particularly well-suited to industrial and automotive applications.

Support &

Community

20

A PMOS pass element functions as a low-value resistor. The low dropout voltage, typically 670 mV at 80 mA of load current, is directly proportional to the load current. The low quiescent current (3.2 µA typically) is nearly constant over the entire range of output load current (0 mA to 80 mA).


The TPS715A-NM is available in a 3-mm × 3-mm package ideal for high power dissipation and a small 2-mm × 2-mm package ideal for handheld and ultraportable applications. The 3-mm × 3-mm package is also available as a non-magnetic package for medical imaging applications.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
	SON (8), DRB	3.00 mm × 3.00 mm
TPS715A-NM	SON (6), DRV	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Typical Application Schematic



TEXAS INSTRUMENTS

www.ti.com

Table of Contents

1	Features 1					
2	Applications 1					
3	Des	cription	1			
4	Pin	Configuration and Functions	3			
5	Spe	cifications	3			
	5.1	Absolute Maximum Ratings	. 3			
	5.2	ESD Ratings	. 3			
	5.3	Recommended Operating Conditions	. 3			
	5.4	Thermal Information	. 4			
	5.5	Electrical Characteristics	. 4			
	5.6	Typical Characteristics	. 5			
6	Deta	ailed Description	8			
	6.1	Overview	8			
	6.2	Functional Block Diagrams	. 8			
	6.3	Feature Description	. 9			
	6.4	Device Functional Modes	. 9			
7	Арр	lication and Implementation	10			

	7.1	Application Information	10
	7.2	Typical Applications	10
	7.3	Do's and Don'ts	12
8	Pow	er Supply Recommendations	12
9	Layo	out	13
	9.1	Layout Guidelines	13
	9.2	Layout Example	13
	9.3	Power Dissipation	13
10	Dev	ice and Documentation Support	14
	10.1	Device Support	14
	10.2	Documentation Support	14
	10.3	Community Resources	14
	10.4	Trademarks	14
	10.5	Electrostatic Discharge Caution	15
	10.6	Glossary	15
11		hanical, Packaging, and Orderable mation	15



4 Pin Configuration and Functions



DRB Package			
8-Pin SON			
Top View			

IN	17		OUT
NC	2	[7]	NC
NC	3	[6]	NC
GND	4	L [5_	FB/NC

Pin Functions

		PIN				
NAME	8-PIN SON		6-PIN SON		I/O	DESCRIPTION
INAIVIE	FIXED	ADJ.	FIXED	ADJ.		
FB	—	5		4	I	Adjustable version. This pin is used to set the output voltage.
GND	4, Pad	4, Pad	3, Pad	3, Pad	—	Ground
IN	1	1	1	1	I	Unregulated input voltage
NC	2, 3, 5, 6, 7	2, 3, 6, 7	2, 4, 5	2, 5	_	No connection. Can be left open or tied to ground for improved thermal performance.
OUT	8	8	6	6	0	Regulated output voltage, any output capacitor $\ge 0.47 \ \mu F$ can be used for stability.

5 Specifications

5.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)⁽¹⁾

	MIN	MAX	UNIT
Input supply voltage, V _{IN}	-0.3	24	V
Peak output current	Interna	lly limited	
Continuous total power dissipation	See Thermal Information		
Junction temperature, T _J	-40	125	°C
Storage temperature, T _{stg}	-65	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	v

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	2.5		24	V
I _{OUT}	Output current	0		80	mA
C _{IN}	Input capacitor	0	0.047		μF
C _{OUT}	Output capacitor	0.47	1		μF

5.4 Thermal Information

		TPS7	TPS715A-NM		
	THERMAL METRIC ⁽¹⁾	DRV (SON)	DRB (SON)	UNIT	
		6 PINS	8 PINS		
$R_{\theta JA}$	Junction-to-ambient thermal resistance	79.5	69	°C/W	
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	110.5	76.8	°C/W	
$R_{\theta JB}$	Junction-to-board thermal resistance	48.9	44.6	°C/W	
ΨJT	Junction-to-top characterization parameter	5.2	8.1	°C/W	
Ψјв	Junction-to-board characterization parameter	49.3	44.8	°C/W	
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	18.3	27.5	°C/W	

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

5.5 Electrical Characteristics


Over operating junction temperature range ($T_J = -40^{\circ}C$ to 125°C), $V_{IN} = V_{OUT(NOM)} + 1$ V, $I_{OUT} = 1$ mA, $C_{OUT} = 1$ μ F, unless otherwise noted. The TPS715A01 device is tested with $V_{OUT} = 2.8$ V. Typical values are at $T_J = 25^{\circ}C$.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
Input voltage ⁽¹⁾	M	I _{OUT} = 10 mA	2.5		24	V
input voltage	V _{IN}	I _{OUT} = 80 mA	3		24	V
Voltage range (TPS715A01)	V _{OUT}		1.2		15	V
Output voltage accuracy ⁽¹⁾	TPS715A01	V_{OUT} + 1 V ≤ V_{IN} ≤ 24 V, 1.2 V ≤ V_{OUT} ≤ 15V, 0 ≤ I_{OUT} ≤ 80 mA	0.96 × V _{OUT(nom)}	V _{OUT(nom)}	1.04 × V _{OUT(nom)}	
	TPS715A33	$4.3 \text{ V} < \text{V}_{IN} < 24 \text{ V}, 0 \le \text{I}_{OUT} \le 80 \text{ mA}$	3.135	3.3	3.465	
Output voltage line regulation ⁽¹⁾	$\Delta V_{OUT} / \Delta V_{IN}$	V_{OUT} + 1 V < $V_{IN} \le 24$ V		20	60	mV
Load regulation	$\Delta V_{OUT} / \Delta I_{OUT}$	I _{OUT} = 100 μA to 80 mA		35		mV
Dropout voltage $V_{IN} = V_{OUT(NOM)} - 0.1 V$	V _{DO}	I _{OUT} = 80 mA		670	1120	mV
Output current limit	I _{CL}	V _{OUT} = 0 V	160		1100	mA
		$T_J = -40^{\circ}C$ to 85°C, 0 mA $\leq I_{OUT} \leq 80$ mA		3.2	4.2	
Ground pin current	I _{GND}	$0 \text{ mA} \le I_{OUT} \le 80 \text{ mA}$		3.2	4.8	μA
		$V_{IN} = 24 \text{ V}, 0 \text{ mA} \le I_{OUT} \le 80 \text{ mA}$			5.8	
Power-supply ripple rejection	PSRR	f = 100 kHz, C _{OUT} = 10 μF		60		dB
Output noise voltage	V _{IN}	BW = 200 Hz to 100 kHz, $C_{OUT} = 10 \mu$ F, $I_{OUT} = 50 \text{ mA}$		575		μVrms

(1) Minimum $V_{IN} = V_{OUT} + V_{DO}$, or the value shown for input voltage, whichever is greater.




5.6 Typical Characteristics






Typical Characteristics (continued)





Typical Characteristics (continued)





6 Detailed Description

6.1 Overview

The TPS715A-NM family of low dropout regulators consumes only 3.2 μ A of current and offers a wide input voltage range and low-dropout voltage in a small package. The devices operate over an input range of 2.5 V to 24 V and are stable with any capacitor greater than or equal to 0.47 μ F. The low quiescent current makes the TPS715A-NM ideal for powering battery management devices. Specifically, because the TPS715A-NM is enabled as soon as the applied voltage reaches the minimum input voltage, the output is quickly available to power continuously-operating, battery-charging devices.

6.2 Functional Block Diagrams




Figure 14. Functional Block Diagram—Adjustable Version




Figure 15. Functional Block Diagram—Fixed Version



6.3 Feature Description

6.3.1 Wide Supply Range

This device has an operational input supply range of 2.5 V to 24 V, allowing for a wide range of applications. This wide supply range is ideal for applications that have either large transients or high dc voltage supplies.

6.3.2 Low Supply Current

This device only requires 3.2 μ A (typical) of supply current and has a maximum current consumption of 5.8 μ A at -40° C to 125°C.

6.3.3 Stable With Any Capacitor \ge 0.47 μ F

Any capacitor, including both ceramic and tantalum, greater than or equal to 0.47 µF properly stabilizes this loop.

6.3.4 Internal Current Limit

The internal current limit circuit is used to protect the LDO against high-load current faults or shorting events. The LDO is not designed to operate in a steady-state current limit. During a current limit event, the LDO sources constant current. Therefore, the output voltage falls when load impedance decreases.

NOTE

If a current limit occurs and the resulting output voltage is low, excessive power is dissipated across the LDO, resulting in possible damage to the device.

6.3.5 Reverse Current

The TPS715A-NM device PMOS-pass transistor has a built-in back diode that conducts current when the input voltage drops below the output voltage (for example, during power down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting may be required.

6.4 Device Functional Modes

Table 1 provides a quick comparison between the normal, dropout, and disabled modes of operation.

OPERATING MODE	PARA	METER
OPERATING MODE	V _{IN}	Ι _{ουτ}
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}
Disabled	_	_

Table 1. Device Functional Mode Comparison

6.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage ($V_{OUT(nom)} + V_{DO}$).
- The output current is less than the current limit ($I_{OUT} < I_{CL}$).
- The device junction temperature is less than 125°C.

6.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass device is in the linear region and no longer controls the current through the LDO. Line or load transients in dropout can result in large output-voltage deviations.

Copyright © 2017, Texas Instruments Incorporated

Texas Instruments

www.ti.com

7 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

7.1 Application Information

The TPS715A-NM family of LDO regulators is optimized for ultralow-power applications such as the MSP430 microcontroller. The ultralow-supply current of the TPS715A-NM device maximizes efficiency at light loads, and its high input voltage range makes the device suitable for supplies such as unconditioned solar panels.

7.2 Typical Applications

7.2.1 Typical Application (Fixed-Voltage Version)




Figure 16. Typical Application Circuit (Fixed-Voltage Version)

7.2.1.1 Design Requirements

7.2.1.1.1 Power the MSP430 Microcontroller

Several versions of the TPS715A-NM are ideal for powering the MSP430 microcontroller. Table 2 shows potential applications of some voltage versions.

DEVICE	V _{OUT} (TYP)	APPLICATION
TPS715A19	1.9 V	$V_{OUT(min)}$ > 1.8 V required by many MSP430s. Allows lowest power consumption operation.
TPS715A23	2.3 V	$V_{OUT(min)}$ > 2.2 V required by some MSP430s flash operation.
TPS715A30	3 V	$V_{OUT(min)}$ > 2.7 V required by some MSP430s flash operation.
TPS715A345	3.45 V	$V_{OUT(max)}$ < 3.6 V required by some MSP430s. Allows highest speed operation.

Table 2. Typical MSP430 Applications

The TPS715A-NM family of devices offers many output voltage versions to allow the supply voltage to be optimized for the MSP430, thereby minimizing the supply current consumed by the MSP430.

7.2.1.2 Detailed Design Procedure

7.2.1.2.1 External Capacitor Requirements

Although not required, a 0.047- μ F or larger input bypass capacitor, connected between IN and GND and located close to the device, is recommended to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and the device is located several inches from the power source.

The TPS715A-NM device requires an output capacitor connected between OUT and GND to stabilize the internal control loop. Any capacitor (including ceramic and tantalum) greater than or equal to 0.47 μ F properly stabilizes this loop. The X7R- or X5R-type capacitors are recommended because these capacitors have a wider temperature specification and lower temperature coefficient, but other types of capacitors can be used.




Generally speaking, the dropout voltage often refers to the voltage difference between the input and output voltage ($V_{DO} = V_{IN} - V_{OUT}$). However, in the *Electrical Characteristics* table, V_{DO} is defined as the $V_{IN} - V_{OUT}$ voltage at the rated current, where the pass-FET is fully enhanced in the ohmic region of operation and is characterized by the classic $R_{DS(on)}$ of the FET. V_{DO} indirectly specifies a minimum input voltage above the nominal programmed output voltage at which the output voltage is expected to remain within its accuracy boundary. If the input falls below this V_{DO} limit ($V_{IN} < V_{OUT} + V_{DO}$), then the output voltage decreases to follow the input voltage.

Dropout voltage is always determined by the $R_{DS(on)}$ of the main pass-FET. Therefore, if the LDO operates below the rated current, then the V_{DO} for that current scales accordingly. $R_{DS(on)}$ can be calculated using Equation 1.

$$R_{\rm DS(ON)} = \frac{V_{\rm DO}}{I_{\rm RATED}}$$
(1)



7.2.1.3 Application Curves



TPS715A-NM SBVS340 – JUNE 2017

Figure 20. TPS715A01 Adjustable LDO Regulator Programming

R1

R2

7.2.2.1 Detailed Design Procedure

7.2.2.1.1 Setting V_{OUT} for the TPS715A01 Adjustable LDO

7.2.2 TPS715A01 Adjustable LDO Regulator Programming

TPS715A01

GND

1

OUT

FB

The TPS715A-NM family of devices contains an adjustable-version, the TPS715A01 device, that sets the output voltage using an external resistor divider as shown in Figure 20. The output voltage operating range is 1.2 V to 15 V, and is calculated using Equation 2.

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2}\right)$$

where

 $V_{REF} = 1.205 V (typical)$

Choose resistors R1 and R2 to allow approximately $1.5 \cdot \mu A$ of current through the resistor divider. Lower value resistors can be used for improved noise performance, but consume more power. Avoid higher resistor values because leakage current into or out of FB across R1, R2 creates an offset voltage that is proportional to V_{OUT} divided by V_{REF}. The recommended design procedure is to choose R2 = 1 M Ω to set the divider current at 1.5 μ A, and then calculate R1 using Equation 3.

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1\right) \times 2$$
(3)

Figure 20 shows this configuration.

7.3 Do's and Don'ts

Place at least one 0.47- μ F capacitor as close as possible to the OUT and GND pins of the regulator.

Do not connect the output capacitor to the regulator using a long, thin trace.

Connect an input capacitor of 0.047 μF as close as possible to the IN and GND pins of the regulator for best performance.

Do not exceed the absolute maximum ratings.

8 Power Supply Recommendations

The TPS715A-NM is designed to operate with an input voltage supply range from 2.5 V to 24 V. The input voltage range provides adequate headroom in order for the device to have a regulated output. This input supply must be well regulated. If the input supply is noisy, additional input capacitors with low ESR can help improve the output noise performance.

VOUT

0.47 μF

R2

806 kΩ

806 k Ω

806 kΩ

Copyright © 2017, Texas Instruments Incorporated

OUTPUT VOLTAGE PROGRAMMING GUIDE

R1

392 kΩ

1.07 MΩ

2.55 MΩ

OUTPUT

VOLTAGE

1.8 V

2.8 V

5.0 V

www.ti.com

(2)



9 Layout

9.1 Layout Guidelines

For best overall performance, place all circuit components on the same side of the printed-circuit-board and as near as practical to the respective LDO pin connections. Place ground return connections for the input and output capacitors as close to the GND pin as possible, using wide, component-side, copper planes. TI strongly discourages using vias and long traces to create LDO circuit connections to the input capacitor, output capacitor, or the resistor divider because doing so negatively affects system performance. This grounding and layout scheme minimizes inductive parasitics, and thereby reduces load-current transients, minimizes noise, and increases circuit stability. A ground reference plane is recommended to be embedded either in the PCB itself or located on the bottom side of the PCB opposite the components. This reference plane assures accuracy of the output voltage and shields the LDO from noise.

9.2 Layout Example




Figure 21. Example Layout for the TPS715A01DRV

9.3 **Power Dissipation**

To ensure reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D , which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using Equation 4.

$$\mathsf{P}_{\mathsf{D}(\mathsf{max})} = \frac{\mathsf{T}_{\mathsf{J}}\,\mathsf{max} - \mathsf{T}_{\mathsf{A}}}{\mathsf{R}_{\mathsf{\theta}\mathsf{J}\mathsf{A}}}$$

where

- T_Jmax is the maximum allowable junction temperature
- R_{0JA} is the thermal resistance junction-to-ambient for the package (see the *Thermal Information* table)
- T_A is the ambient temperature

The regulator power dissipation is calculated using Equation 5.

$$P_{\rm D} = (V_{\rm IN} - V_{\rm OUT}) \times I_{\rm OUT}$$
⁽⁵⁾

For a higher power package version of the TPS715A-NM, see the TPS715A-NM.

(4)

10 Device and Documentation Support

10.1 Device Support

10.1.1 Development Support

10.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS715A-NM. The TPS715AXXEVM-065 evaluation module (and related user's guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

10.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS715A-NM is available through the product folders under *Tools & Software*.

10.1.2 Device Nomenclature

Table 3. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}			
TPS715A-NM xxyyyz	xx is nominal output voltage (for example 33 = 3.3V, 01 = adjustable) yyy is package designator z is package quantity			

(1) For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

10.2 Documentation Support

10.2.1 Related Documentation

For related documentation see the following:

- TPS715AxxEVM User Guide, SLVU122
- LDO Noise Demystified, SLAA412
- LDO PSRR Measurement Simplified, SLAA414
- A Topical Index of TI LDO Application Notes, SBVA026

10.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

10.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners. FXAS



10.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

10.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS715A01DRBT-NM	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	ANONM
TPS715A01DRBT-NM.A	Active	Production	SON (DRB) 8	250 SMALL T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	ANONM

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GENERIC PACKAGE VIEW

VSON - 1 mm max height PLASTIC SMALL OUTLINE - NO LEAD



Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4203482/L



DRB0008A



PACKAGE OUTLINE

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.

3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



DRB0008A

EXAMPLE BOARD LAYOUT

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

 This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).

5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



DRB0008A

EXAMPLE STENCIL DESIGN

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated