





TPS715-Q1 SGLS272I - OCTOBER 2004 - REVISED MAY 2023

TPS715-Q1 50-mA, 24-V, 3.2-µA Quiescent Current Low-Dropout Linear Regulators in SC70 Package

1 Features

- AEC-Q100 qualified for automotive applications:
 - Temperature grade 1: –40°C to +125°C, T_△
 - Device HBM ESD classification level H2
 - Device CDM ESD classification level C4B for legacy chip and C5 for new chip
- Input voltage range: 2.5 V to 24 V
- Available output voltage options:
 - Fixed: 1.8 V to 5 V
 - Adjustable: 1.2 V to 15 V
- Output current: Up to 50 mA
- Very low I_O: 3.2 μA at 50-mA load current
- Stable with output capacitor ≥ 0.47 µF
- Overcurrent protection
- Package: 5-pin SC70 (DCK)

2 Applications

- Hybrid, electric, and powertrain systems
- Body electronics and lighting
- Infotainment and clusters
- Factory automation and control

3 Description

The TPS715-Q1 low-dropout (LDO) linear voltage regulator is a low quiescent current device that offers the benefits of a wide input voltage range and low-power operation in miniaturized packaging. Thus, the TPS715-Q1 is designed for battery-powered applications and as a power-management attachment to low-power microcontrollers.


The TPS715-Q1 is available in both fixed and adjustable versions. For more flexibility or higher output voltages, the adjustable version uses feedback resistors to set the output voltage from 1.2 V to 15 V. The TPS715-Q1 LDO supports a low dropout of typically 415 mV at 50 mA of load current. The low quiescent current (3.2 µA typically) is stable over the entire range of output load current (0 mA to 50 mA). The TPS715-Q1 also features an internal soft-start to lower the inrush current. The built-in overcurrent limit helps protect the regulator in the event of a load short or fault.

The TPS715-Q1 is available in a 2.00 mm × 1.25 mm, 5-pin SC-70 (DCK) package for fixed and adjustable outputs.


Package Information

PART NUMBER	PACKAGE ⁽¹⁾ (2)	BODY SIZE (NOM)
TPS715-Q1	DCK (SC70, 5)	2.00 mm × 1.25 mm

- For all available packages, see the orderable addendum at the end of the data sheet.
- Contact Texas Instruments for other voltage options between 1.8 V and 5.0 V.



Quiescent Current vs Load Current for the TPS715-Q1 (New Chip Only)



Typical Application Schematic



Table of Contents

1 Features	1	7.4 Device Functional Modes	13
2 Applications		8 Application and Implementation	14
3 Description	1	8.1 Application Information	
4 Revision History		8.2 Typical Application	
5 Pin Configuration and Functions		8.3 Power Supply Recommendations	19
6 Specifications		8.4 Layout	
6.1 Absolute Maximum Ratings		9 Device and Documentation Support	20
6.2 ESD Ratings		9.1 Device Support	
6.3 Recommended Operating Conditions		9.2 Documentation Support	
Thermal Information	5	9.3 Receiving Notification of Documentation Updates	s <mark>2</mark> (
6.4 Electrical Characteristics	6	9.4 Support Resources	
6.5 Typical Characteristics	7	9.5 Trademarks	
7 Detailed Description		9.6 Electrostatic Discharge Caution	
7.1 Overview		9.7 Glossary	
7.2 Functional Block Diagrams	11	10 Mechanical, Packaging, and Orderable	
7.3 Feature Description		Information	2 1
•			


4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision H (October 2015) to Revision I (Ma	ay 2023)	е
Added M3 devices to document		1
• Changed document title and Features, Applications, and D	Description sections	1
· Changed Pin Configuration and Functions section: Added to	fixed and adjustable pinouts and changed	
Description column of Pin Functions table		3
· Changed Typical Characteristics section: Reordered curves	s and added M3-specific curves	7
Changed Overview section	1	1
Changed Feature Description: Added new subsections, deliberations.	•	
Voltage sections, changed Current Limit section		
Changed Device Functional Modes section: Deleted Disable		
table and changed Dropout Operation section		
Changed Application Information section		4
· Changed Typical Application Circuit (Fixed-Voltage Version	n) figure and added TPS71501 Adjustable LDO	
Regulator Programming figure		
Changed Detailed Design Procedure section: Added subsessection	ections, changed <i>External Capacitor Requirements</i> 1	
· Added M3-specific curves to Application Curves section	1	7
 Added Device Support and Documentation Support section 		
Changes from Revision G (July 2013) to Revision H (Octo	ber 2015) Page	e
 Added ESD Ratings table, Feature Description section, De Implementationsection, Power Supply Recommendationses Supportsection, and Mechanical, Packaging, and Orderable 	ection, Layoutsection, Device and Documentation	



5 Pin Configuration and Functions






Figure 5-1. DCK Package (Fixed), 5-Pin SC70 (Top View)

Figure 5-2. DCK Package (Adjustable), 5-Pin SC70 (Top View)

Table 5-1. Pin Functions

PIN		PIN		
NAME	SC70		TYPE	DESCRIPTION
IVAIVIE	FIXED	ADJ.		
FB		1	Input	In the adjustable configuration, this pin sets the output voltage with the help of the feedback divider.
NC	NC 1 NC		NC	No connect pin. This pin is not connected internally. Connect this pin to ground for best thermal performance or leave floating.
GND	2	2	GND	Ground pin.
NC	3	3	NC	No connect pin. This pin is not connected internally. Connect this pin to ground for best thermal performance or leave floating.
IN			Input	Input supply pin. See the Recommended Operating Conditions table and the Input and Output Capacitor Requirements section for more information.
OUT	5	5	Output	Output of the regulator. See the Recommended Operating Conditions table and the Input and Output Capacitor Requirements section for more information.



6 Specifications

6.1 Absolute Maximum Ratings

over operating temperature range (unless otherwise noted)(1) (2)

		MIN	MAX	UNIT
	V _{IN} (for legacy chip only)	-0.3	24	
	V _{IN} (for new chip only)	-0.3	30	
Voltage	V _{OUT} (for fixed output new chip only)	-0.3	$\begin{array}{c} 2 \times V_{OUT(typ)} \\ \text{or } V_{IN} + 0.3 \\ \text{or } 5.5 \\ \text{(whichever is lower)} \end{array}$	V
Current	Peak output current	Internally	/ limited	
Temperature	Junction, T _J	-40	150	°C
remperature	Storage, T _{stg}	-65	150	C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

				VALUE (legacy chip)	VALUE (new chip)	UNIT
	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽¹⁾		±2000	±3000	
V _(ESD)		Charged-device model (CDM), per AEC Q100-011	All pins	±500	±1500	, v
- (200)			Corner pins (1, 3, 4, and 5)	±700		,

⁽¹⁾ AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM	MAX	UNIT
V _{IN}	Input supply voltage	2.5		24	V
C _{IN}	Input capacitor ⁽²⁾	0	0.047		
C	Output capacitor (for legacy chip only)	0.47	1		μF
C _{OUT}	Output capacitor (for new chip only) (3)	1			
TJ	Operating junction temperature	-40		125	°C

⁽¹⁾ All voltages are with respect to GND.

Submit Document Feedback

⁽²⁾ All voltage values are with respect to network ground terminal.

⁽²⁾ An input capacitor is not required for LDO stability. However, an input capacitor with an effective value of 0.047 µF is recommended to counteract the effect of source resistance and inductance, which may in some cases cause symptoms of system level instability such as ringing or oscillation, especially in the presence of load transients.

⁽³⁾ All capacitor values are assumed to derate to 50% of the nominal capacitor value. Maintain an effective output capacitance of 0.47 μF minimum for the stability.



Thermal Information

			New Chip (2)	
	THERMAL METRIC (1)	DCK (SC-70)	DCK (SC-70)	UNIT
		5 PINS	5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	253.8	195.7	°C/W
R ₀ JC(top)	Junction-to-case (top) thermal resistance	73.7	88.2	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	84.6	40.7	°C/W
ΨЈТ	Junction-to-top characterization parameter	1.1	11.2	°C/W
ΨЈВ	Junction-to-board characterization parameter	83.9	40.5	°C/W

⁽¹⁾ For more information about traditional and new thermal metrics, see the Semiconductor and IC package thermal metrics application report.

⁽²⁾ Thermal performance results are based on the JEDEC standard of 2s2p PCB config. These thermal metric parameters can be further improved by 35-55% based on thermally optimized PCB layout designs. See the analysis of the Impact of board layout on LDO thermal performance application report.



6.4 Electrical Characteristics

over operating junction temperature range (T_J = -40° C to 125°C), V_{IN} = $V_{OUT(nom)}$ + 1 V, I_{OUT} = 1 mA, and C_{OUT} = 1 μ F (unless otherwise noted); typical values are at T_J = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V	Input voltage (1)	I _O = 10 mA	2.5		24	V	
V_{IN}	input voitage (*)	I _O = 50 mA	3		24	V	
V	Output voltage range (TPS71501)		1.205		15	V	
V _{OUT}	Output voltage accuracy (1) (2)	$V_{OUT} + 1 V \le V_{IN} \le 24 V$, 100 μ A $\le I_{OUT} \le 50 \text{ mA}$	-4		4	%	
	Ground pin current (legacy	$0 \le I_{OUT} \le 50 \text{ mA}$, $T_J = -40^{\circ}\text{C}$ to 85°C		3.2	4.2		
	chip) ⁽³⁾	0 mA ≤ I _{OUT} ≤ 50 mA		3.2	4.8		
		0 mA ≤ I _{OUT} ≤ 50 mA , V _{IN} = 24 V			5.8		
I_{GND}	Ground pin current (new chip) ⁽³⁾	$0 \le I_{OUT} \le 50 \text{ mA}$, $T_J = -40^{\circ}\text{C}$ to 85°C		3.2	4.1	μА	
		0 mA ≤ I _{OUT} ≤ 50 mA		3.2	4.3		
		0 mA ≤ I _{OUT} ≤ 50 mA , V _{IN} = 24 V			4.5		
ΔV _{OUT (ΔΙΟυΤ)}	Load regulation	I _{OUT} = 100 μA to 50 mA		22		mV	
A\/	Output voltage line regulation (legacy chip) (1)	V _{OUT(NOM)} + 1 V ≤ V _{IN} ≤ 24 V		20	60	mV	
$\Delta V_{OUT (\Delta VIN)}$	Output voltage line regulation (new chip) (1)	V _{OUT(NOM)} + 1 V ≤ V _{IN} ≤ 24 V		20	22	IIIV	
V	Output noise voltage (legacy chip) (4)	BW = 200 Hz to 100 kHz, C _{OUT} = 10 µF, I _{OUT} = 50 mA		575			
V _n	Output noise voltage (new chip) ⁽⁴⁾	BW = 200 Hz to 100 kHz, C _{OUT} = 10 µF, I _{OUT} = 50 mA		425		μVrms	
	Output current limit (legacy	V _{OUT} = 0 V, V _{IN} ≥ 3.5 V	125		750		
	chip)	V _{OUT} = 0 V, V _{IN} < 3.5 V	90		750	A	
I _{CL}	Output ourront limit (now ohin)	V _{OUT} = 0 V, V _{IN} ≥ 3.5 V	125		350	mA	
	Output current limit (new chip)	V _{OUT} = 0 V, V _{IN} < 3.5 V	90		350		
PSRR	Power-supply ripple rejection	f = 100 kHz, C _{OUT} = 10 μF		60		dB	
V	Dropout voltage (legacy chip)	$I_{OUT} = 50 \text{ mA}, V_{IN} = V_{OUT(nom)} - 0.1$		415	750	mV	
V_{DO}	Dropout voltage (new chip)	V		415	525	IIIV	

⁽¹⁾ Minimum $V_{IN} = V_{OUT} + V_{DO}$ or the value shown for *Input voltage* in this table, whichever is greater.


(4) See Device nomenclature for details about new and legacy chip descriptions.

⁽²⁾ For adjustable device, output accuracy excludes the tolerance and mismatch associated with external resistors used for setting up the output voltage level.

⁽³⁾ This device employs a leakage null control circuit. This circuit is active only if output current is less than pass transistor leakage current. The circuit is typically active when output load is less than 5 μA, V_{IN} is greater than 18 V, and die temperature is greater than 100°C.

6.5 Typical Characteristics

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 1.0 V or 2.5 V (whichever is greater), I_{OUT} = 1mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted)



 $V_{IN} = 4.3 \text{ V}, C_{OUT} = 1 \mu\text{F}, T_{J} = 25^{\circ}\text{C}$

3.32
V_{IN} = 4.3V
C_{OUT} = 1µF
T_J = 25°C

3.31


3.305
3.29


10
20
30
40
50

I_{OUT} - Output Current - mA

V_{IN} = 4.3V
C_{OUT} = 1 µF
T_J = 25°C

Figure 6-2. Output Voltage vs Output Current for New Chip





 V_{IN} = 4.3 V, C_{OUT} = 1 μ F




Figure 6-4. Output Voltage vs Free-Air Temperature for New






Figure 6-5. Quiescent Current vs Free-Air Temperature for Legacy Chip




Figure 6-6. Quiescent Current vs Free-Air Temperature for New Chip



6.5 Typical Characteristics (continued)

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 1.0 V or 2.5 V (whichever is greater), I_{OUT} = 1mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted)




Figure 6-7. Output Spectral Noise Density vs Frequency for Legacy Chip




Figure 6-8. Output Spectral Noise Density vs Frequency for New Chip




Figure 6-9. Dropout Voltage vs Output Current for Legacy Chip




Figure 6-10. Dropout Voltage vs Output Current for New Chip




Figure 6-11. TPS71501 Dropout Voltage vs Input Voltage for Legacy Chip




Figure 6-12. TPS71501 Dropout Voltage vs Input Voltage for New Chip

6.5 Typical Characteristics (continued)

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 1.0 V or 2.5 V (whichever is greater), I_{OUT} = 1mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted)




Figure 6-13. Dropout Voltage vs Free-Air Temperature for Legacy Chip




Figure 6-14. Dropout Voltage vs Free-Air Temperature for New Chip




Figure 6-15. Power-Supply Ripple Rejection vs Frequency for Legacy Chip

 V_{IN} = 4.3 V, V_{OUT} = 3.3 V, C_{OUT} = 10 $\mu\text{F},\,T_{\text{J}}$ = 25°C




Figure 6-16. Power-Supply Ripple Rejection vs Frequency for




Figure 6-17. Power-Up and Power-Down for Legacy Chip





Figure 6-18. Power-Up and Power-Down for New Chip




6.5 Typical Characteristics (continued)

at operating temperature T_J = 25°C, V_{IN} = $V_{OUT(NOM)}$ + 1.0 V or 2.5 V (whichever is greater), I_{OUT} = 1mA, C_{IN} = 1 μ F, and C_{OUT} = 1 μ F (unless otherwise noted)




 V_{OUT} = 3.3 V, I_{OUT} = 50 mA, C_{OUT} = 10 μF



 V_{OUT} = 3.3 V, I_{OUT} = 50 mA, C_{OUT} = 10 μF

Figure 6-19. Line Transient Response for Legacy Chip








Figure 6-21. Load Transient Response for Legacy Chip



 V_{IN} = 4.3 V, V_{OUT} = 3.3 V, C_{OUT} = 10 μF

Figure 6-22. Load Transient Response for New Chip



 V_{IN} = 4.3 V, V_{OUT} = 3.3 V, C_{OUT} = 1 μ F, T_{J} = 25°C

Figure 6-23. Output Impedance vs Frequency for Legacy Chip

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

7 Detailed Description

7.1 Overview

The TPS715-Q1 low-dropout regulator (LDO) consumes only 3.2 μ A (typ) of quiescent current across the entire output current range, while offering a wide input voltage range and low-dropout voltage in small packaging. The device, which operates over an input range of 2.5 V to 24 V, is stable with any output capacitor greater than or equal to 0.47 μ F. The low quiescent current across the complete load current range makes the TPS715-Q1 optimal for powering battery-operated applications. The TPS715-Q1 has internal soft-start to control inrush current into the output capacitor. This LDO also has overcurrent protection during a load-short or fault condition on the output.

7.2 Functional Block Diagrams




Figure 7-1. Functional Block Diagram—Adjustable Version




Figure 7-2. Functional Block Diagram—Fixed Version

7.3 Feature Description

7.3.1 Wide Supply Range

The TPS715-Q1 has an operational input supply range of 2.5 V to 24 V, allowing for a wide range of applications. This wide supply range is designed for applications that have either large transients or high DC voltage supplies.

7.3.2 Low Quiescent Current

The TPS715-Q1 only requires 3.2 μ A (typical) of quiescent current across the complete load current range (0 mA to 50 mA) from -40° C to $+125^{\circ}$ C.

7.3.3 Dropout Voltage (V_{DO})

Dropout voltage (V_{DO}) is defined as the input voltage minus the output voltage $(V_{IN} - V_{OUT})$ at the rated output current (I_{RATED}) , where the pass transistor is fully on. I_{RATED} is the maximum I_{OUT} listed in the *Recommended Operating Conditions* table. In dropout operation, the pass transistor is in the ohmic or triode region of operation, and acts as a switch. The dropout voltage indirectly specifies a minimum input voltage greater than the nominal programmed output voltage at which the output voltage is expected to stay in regulation. If the input voltage falls to less than the value required to maintain output regulation, then the output voltage falls as well.

For a CMOS regulator, the dropout voltage is determined by the drain-source, on-state resistance ($R_{DS(ON)}$) of the pass transistor. Therefore, if the linear regulator operates at less than the rated current, the dropout voltage for that current scales accordingly. Use Equation 1 to calculate the $R_{DS(ON)}$ of the device.

$$R_{DS(ON)} = \frac{V_{DO}}{I_{RATED}}$$
 (1)

7.3.4 Current Limit

The device has an internal current limit circuit that protects the regulator during transient high-load current faults or shorting events. The current limit is a brick-wall scheme. In a high-load current fault, the brick-wall scheme limits the output current to the current limit (I_{CL}). I_{CL} is listed in the *Electrical Characteristics* table.

The output voltage is not regulated when the device is in current limit. When a current limit event occurs, the device begins to heat up because of the increase in power dissipation. When the device is in brick-wall current limit, the pass transistor dissipates power $[(V_{IN} - V_{OUT}) \times I_{CL}]$. For more information on current limits, see the *Know Your Limits* application note.

Figure 7-3 shows a diagram of the current limit.




Figure 7-3. Current Limit

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated



7.4 Device Functional Modes

Table 7-1 provides a quick comparison between the normal and dropout modes of operation.

Table 7-1. Device Functional Mode Comparison

OPERATING MODE	PARAMETER			
OFERATING MODE	V _{IN}	I _{ОИТ}		
Normal	$V_{IN} > V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}		
Dropout	$V_{IN} < V_{OUT(nom)} + V_{DO}$	I _{OUT} < I _{CL}		

7.4.1 Normal Operation

The device regulates to the nominal output voltage under the following conditions:

- The input voltage is greater than the nominal output voltage plus the dropout voltage (V_{OUT(nom)} + V_{DO})
- The output current is less than the current limit (I_{OUT} < I_{CL})
- The device junction temperature is greater than -40°C and less than +125°C

7.4.2 Dropout Operation

If the input voltage is lower than the nominal output voltage plus the specified dropout voltage, but all other conditions are met for normal operation, the device operates in dropout mode. In this mode, the output voltage tracks the input voltage. During this mode, the transient performance of the device becomes significantly degraded because the pass transistor is in the ohmic or triode region, and acts as a switch. Line or load transients in dropout can result in large output voltage deviations.

When the device is in a steady dropout state (defined as when the device is in dropout, $V_{IN} < V_{OUT(NOM)} + V_{DO}$, directly after being in a normal regulation state, but *not* during start-up), the pass transistor is driven into the ohmic or triode region. When the input voltage returns to a value greater than or equal to the nominal output voltage plus the dropout voltage ($V_{OUT(NOM)} + V_{DO}$), the output voltage can overshoot for a short period of time while the device pulls the pass transistor back into the linear region.

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

The TPS715-Q1 LDO regulator is designed for battery-powered applications and is a good supply for low-power microcontrollers (such as the MSP430) because of the device low I_Q performance across load current range. The ultra-low-supply current of the TPS715-Q1 maximizes efficiency at light loads, and the high input voltage range and flexibility of output voltage selection in the adjustable configuration and fixed output levels makes the device an optimal supply for infotainment and cluster systems and body electronics in automotive applications.

8.2 Typical Application





Figure 8-1. Typical Application Circuit (Fixed-Voltage Version)



Output Voltage	R1	R2
1.8V	0.499 ΜΩ	1ΜΩ
2.8V	1.33 ΜΩ	1ΜΩ
5.0V	3.16 ΜΩ	1ΜΩ

Figure 8-2. TPS71501-Q1 Adjustable LDO Regulator Programming

8.2.1 Detailed Design Procedure


8.2.1.1 Programming the TPS71501-Q1 Adjustable LDO Regulator

The output voltage of the TPS71501-Q1 adjustable regulator is programmed using an external resistor divider as shown in Figure 8-3. The output voltage is calculated using Equation 2.

$$V_{O} = V_{ref} \times \left(1 + \frac{R1}{R2}\right) \tag{2}$$

where:

V_{REF} = 1.205 V typ (the internal reference voltage)



Output Voltage	R1	R2
1.8V	0.499 ΜΩ	1ΜΩ
2.8V	1.33 ΜΩ	1ΜΩ
5.0V	3.16 ΜΩ	1ΜΩ

Figure 8-3. TPS71501-Q1 Adjustable LDO Regulator Programming

Choose resistors R1 and R2 for an approximately 1.5- μ A divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Avoid higher resistor values because leakage current into and out of FB across R1 and R2 creates an offset voltage that artificially increases or decreases the feedback voltage and thus erroneously decreases or increases V_O . The recommended design procedure is to choose R2 equal to 1 M Ω to set the divider current at 1.5 μ A and then calculate R1 using Equation 3.

$$R1 = \left(\frac{V_{O}}{V_{ref}} - 1\right) \times R2$$
(3)

8.2.1.2 External Capacitor Requirements

The device is designed to be stable using low equivalent series resistance (ESR) ceramic capacitors at the input and output. Multilayer ceramic capacitors have become the industry standard for these types of applications and are recommended, but must be used with good judgment. Ceramic capacitors that employ X7R-, X5R-, and C0G-rated dielectric materials provide relatively good capacitive stability across temperature, whereas the use of Y5V-rated capacitors is discouraged because of large variations in capacitance.

Regardless of the ceramic capacitor type selected, the effective capacitance varies with operating voltage and temperature. Generally, expect the effective capacitance to decrease by as much as 50%. The input and output capacitors listed in the *Recommended Operating Conditions* table account for an effective capacitance of approximately 50% of the nominal value.

8.2.1.3 Input and Output Capacitor Requirements

Although an input capacitor is not required for stability, good analog design practice is to connect a capacitor from IN to GND. This capacitor counteracts reactive input sources and improves transient response, input ripple, and PSRR. An input capacitor is recommended if the source impedance is more than $0.5~\Omega$. A higher value capacitor can be necessary if large, fast rise-time load or line transients are anticipated or if the device is located several inches from the input power source.

Dynamic performance of the device is improved with the use of a large output capacitor. Use an output capacitor within the range specified in the *Recommended Operating Conditions* table for stability.

8.2.1.4 Reverse Current

Excessive reverse current can damage this device. Reverse current flows through the intrinsic body diode of the PMOS pass transistor instead of the normal conducting channel. At high magnitudes, this current flow degrades the long-term reliability of the device.

Conditions where reverse current can occur are outlined in this section, all of which can exceed the absolute maximum rating of $V_{OUT} \le V_{IN} + 0.3 \text{ V}$. These conditions are:

- If the device has a large C_{OUT} and the input supply collapses with little or no load current
- · The output is biased when the input supply is not established
- The output is biased above the input supply

If reverse current flow is expected in the application, external protection is recommended to protect the device. Reverse current is not limited in the device, so external limiting is required if extended reverse voltage operation is anticipated. Limit reverse current to 5% or less of the rated output current of the device in the event this current cannot be avoided.

Copyright © 2023 Texas Instruments Incorporated

Figure 8-4 shows one approach for protecting the device.




Figure 8-4. Example Circuit for Reverse Current Protection Using a Schottky Diode

8.2.1.5 Feed-Forward Capacitor (CFF)

For the adjustable-voltage version device, a feed-forward capacitor (C_{FF}) can be connected from the OUT pin to the FB pin. C_{FF} improves transient, noise, and PSRR performance, but is not required for regulator stability. Recommended C_{FF} values are listed in the *Recommended Operating Conditions* table. A higher capacitance C_{FF} can be used; however, the start-up time increases. For a detailed description of C_{FF} tradeoffs, see the *Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator* application note.

 C_{FF} and R_1 form a zero in the loop gain at frequency f_Z , while C_{FF} , R_1 , and R_2 form a pole in the loop gain at frequency f_P . C_{FF} zero and pole frequencies can be calculated from the following equations:

$$f_Z = 1 / (2 \times \pi \times C_{FF} \times R_1) \tag{4}$$

$$f_P = 1 / (2 \times \pi \times C_{FF} \times (R_1 || R_2))$$
 (5)

 $C_{FF} \ge 10$ pF is required for stability if the feedback divider current is less than 5 μ A. Equation 6 calculates the feedback divider current.

$$I_{\text{FB Divider}} = V_{\text{OUT}} / (R_1 + R_2) \tag{6}$$

To avoid start-up time increases from C_{FF} , limit the product $C_{FF} \times R_1 < 50 \ \mu s$.

For an output voltage of 1.205 V with the FB pin tied to the OUT pin, no C_{FF} is used.

8.2.1.6 Power Dissipation (PD)

Circuit reliability requires consideration of the device power dissipation, location of the circuit on the printed circuit board (PCB), and correct sizing of the thermal plane. The PCB area around the regulator must have few or no other heat-generating devices that cause added thermal stress.

To first-order approximation, power dissipation in the regulator depends on the input-to-output voltage difference and load conditions. The following equation calculates power dissipation (P_D).

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
 (7)

Note

Power dissipation can be minimized, and therefore greater efficiency can be achieved, by correct selection of the system voltage rails. For the lowest power dissipation, use the minimum input voltage required for correct output regulation.

For devices with a thermal pad, the primary heat conduction path for the device package is through the thermal pad to the PCB. Solder the thermal pad to a copper pad area under the device. This pad area must contain an array of plated vias that conduct heat to additional copper planes for increased heat dissipation.

The maximum power dissipation determines the maximum allowable ambient temperature (T_A) for the device. According to the following equation, power dissipation and junction temperature are most often related by the junction-to-ambient thermal resistance ($R_{\theta JA}$) of the combined PCB and device package and the temperature of the ambient air (T_A).

$$T_{J} = T_{A} + (R_{\theta,JA} \times P_{D}) \tag{8}$$

Thermal resistance ($R_{\theta JA}$) is highly dependent on the heat-spreading capability built into the particular PCB design, and therefore varies according to the total copper area, copper weight, and location of the planes. The junction-to-ambient thermal resistance listed in the *Thermal Information* table is determined by the JEDEC standard PCB and copper-spreading area, and is used as a relative measure of package thermal performance.

8.2.1.7 Estimating Junction Temperature

The JEDEC standard now recommends the use of psi (Ψ) thermal metrics to estimate the junction temperatures of the linear regulator when in-circuit on a typical PCB board application. These metrics are not thermal resistance parameters and instead offer a practical and relative way to estimate junction temperature. These psi metrics are determined to be significantly independent of the copper area available for heat-spreading. The *Thermal Information* table lists the primary thermal metrics, which are the junction-to-top characterization parameter (ψ_{JT}) and junction-to-board characterization parameter (ψ_{JB}). These parameters provide two methods for calculating the junction temperature (T_{J}), as described in the following equations. Use the junction-to-top characterization parameter (ψ_{JT}) with the temperature at the center-top of device package (T_{T}) to calculate the junction temperature. Use the junction-to-board characterization parameter (ψ_{JB}) with the PCB surface temperature 1 mm from the device package (T_{B}) to calculate the junction temperature.

$$T_{J} = T_{T} + \psi_{JT} \times P_{D} \tag{9}$$

where:

- P_D is the dissipated power
- T_T is the temperature at the center-top of the device package

$$T_{J} = T_{B} + \psi_{JB} \times P_{D} \tag{10}$$

where:

 T_B is the PCB surface temperature measured 1 mm from the device package and centered on the package edge

For detailed information on the thermal metrics and how to use them, see the Semiconductor and IC Package Thermal Metrics application note.

8.2.2 Application Curves

Figure 8-5 illustrates the input voltage ramp from 0 V to just below 24 V (CH1), the 3.3-V regulated output voltage (CH3), and the 50-mA output current (CH4). The scale on CH4 is 50 mA/div.

Figure 8-6 illustrates the input voltage ramp from 0 V to 8 V, the 3.3-V regulated output voltage, and the 50-mA output current.


Figure 8-7 illustrates the load transient waveform of the TPS71533-Q1, output current is switched between 0 mA and 50 mA (CH4). Input voltage is set at 4.3 V (CH1). Output voltage DC (CH3) and output voltage AC (CH2) are also illustrated in the waveform.

Figure 8-8 illustrates the load transient waveform of the TPS71533-Q1, output current is switched between 0 mA and 50 mA with a slew rate of 0.5 A/μs. Input voltage is set at 4.3 V. Output voltage AC is illustrated in the waveform to capture the undershoot and overshoot behavior.

Figure 8-9 illustrates the line transient waveform of the TPS71533-Q1, where input voltage is switched between 5 V and 14 V with slew rate of 0.66 V/µs. Load current is set at 50 mA. Output voltage AC is illustrated in the waveform to capture the undershoot and overshoot behavior.



Figure 8-10 illustrates the fast dropout exit waveform of the TPS71533-Q1, where input voltage is switched between 2.5 V and 14 V with slew rate of 1.15 V/μs. Load current is set at 1 mA and 50 mA. Output voltage AC is illustrated in the waveform to capture the undershoot and overshoot behavior.



8.3 Power Supply Recommendations

The device is designed to operate from a max 24-V input voltage supply. This input supply must be well regulated. If the input supply is located more than a few inches from the TPS715-Q1, add a microfarad (μ F) level bulk capacitor and a nanofarad (nF) level ceramic bypass capacitor at the input.

8.4 Layout

8.4.1 Layout Guidelines

For the LDO power supply, layout is an important step. If layout is not carefully designed, the regulator can possibly not deliver enough output current because of the thermal limitation. To improve the thermal performance of the device, and maximize the current output at high ambient temperature, spread the ground copper as large as possible. Figure 8-11 shows an example layout.

8.4.1.1 Power Dissipation

To provide reliable operation, worst-case junction temperature must not exceed 125°C. This restriction limits the power dissipation the regulator can handle in any given application. To make sure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, $P_{D,max}$, which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using Equation 11:

$$P_{D(max)} = \frac{T_{J} max - T_{A}}{R_{\theta JA}}$$
(11)

where:

- T_Jmax is the maximum allowable junction temperature
- R_{0.JA} is the thermal resistance junction-to-ambient for the package (see the *Thermal Information* table)
- · T_A is the ambient temperature

The regulator dissipation is calculated using Equation 12:

$$P_{D} = (V_{IN} - V_{OUT}) \times I_{OUT}$$
(12)

8.4.2 Layout Example




Figure 8-11. TPS715-Q1 Layout Example

9 Device and Documentation Support

9.1 Device Support

9.1.1 Development Support

9.1.1.1 Evaluation Module

An evaluation module (EVM) is available to assist in the initial circuit performance evaluation using the TPS715-Q1. The TPS71533EVM evaluation module (and related user's guide) can be requested at the TI website through the product folders or purchased directly from the TI eStore.

9.1.1.2 Spice Models

Computer simulation of circuit performance using SPICE is often useful when analyzing the performance of analog circuits and systems. A SPICE model for the TPS715-Q1 is available through the product folders under *Tools & Software*.

9.1.2 Device Nomenclature

Table 9-1. Device Nomenclature⁽¹⁾

PRODUCT	V _{OUT}
TPS715xxQ <i>yyy</i> zQ1 Legacy chip	xx is the nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable). yyy is the package designator. z is the package quantity.
TPS715 xx Q yyy z M3 New chip	 xx is the nominal output voltage (for example, 28 = 2.8 V, 285 = 2.85 V, 01 = Adjustable). yyy is the package designator. z is the package quantity. M3 is a suffix designator for new chip redesigns on the latest TI process technology.

⁽¹⁾ For the most current package and ordering information see the Package Option Addendum at the end of this document, or see the TI website at www.ti.com.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation see the following:

- Texas Instruments, TPS715A 24-V High Input Voltage, Micropower, 80-mA LDO Voltage Regulator data sheet
- Texas Instruments, TPS71533EVM LDO Evaluation Module user guide
- Texas Instruments, Pros and Cons of Using a Feedforward Capacitor with a Low-Dropout Regulator application note
- Texas Instruments, Know Your Limits application note

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.5 Trademarks

TI E2E[™] is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.



9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS71501QDCKRM3Q1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANS
TPS71501QDCKRM3Q1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANS
TPS71501QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANS
TPS71501QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANS
TPS71525QDCKRM3Q1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANU
TPS71525QDCKRM3Q1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANU
TPS71525QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANU
TPS71525QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANU
TPS71530QDCKRM3Q1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANV
TPS71530QDCKRM3Q1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANV
TPS71530QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANV
TPS71530QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANV
TPS71533QDCKRM3Q1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANW
TPS71533QDCKRM3Q1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANW
TPS71533QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANW
TPS71533QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANW
TPS71550QDCKRM3Q1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANX
TPS71550QDCKRM3Q1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANX
TPS71550QDCKRQ1	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU NIPDAU NIPDAUAG	Level-1-260C-UNLIM	-40 to 125	ANX
TPS71550QDCKRQ1.A	Active	Production	SC70 (DCK) 5	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 125	ANX

⁽¹⁾ Status: For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

- (3) RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.
- (4) Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- (5) MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- (6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS715-Q1:

Catalog: TPS715

NOTE: Qualified Version Definitions:

Catalog - TI's standard catalog product



www.ti.com 17-Jul-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71501QDCKRM3Q1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71501QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71525QDCKRM3Q1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71525QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71525QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71530QDCKRM3Q1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71533QDCKRM3Q1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71533QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71550QDCKRM3Q1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
TPS71550QDCKRQ1	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3



www.ti.com 17-Jul-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71501QDCKRM3Q1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71501QDCKRQ1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71525QDCKRM3Q1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71525QDCKRQ1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71525QDCKRQ1	SC70	DCK	5	3000	340.0	340.0	38.0
TPS71530QDCKRM3Q1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71533QDCKRM3Q1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71533QDCKRQ1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71550QDCKRM3Q1	SC70	DCK	5	3000	180.0	180.0	18.0
TPS71550QDCKRQ1	SC70	DCK	5	3000	180.0	180.0	18.0



SMALL OUTLINE TRANSISTOR



NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
 3. Reference JEDEC MO-203.

- 4. Support pin may differ or may not be present.5. Lead width does not comply with JEDEC.
- 6. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.25mm per side



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

7. Publication IPC-7351 may have alternate designs.8. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE TRANSISTOR



NOTES: (continued)

- 9. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 10. Board assembly site may have different recommendations for stencil design.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated