
SLVS162A - MAY 1997 - REVISED MAY 1998

- 2.5-V Fixed-Output Regulator
- Very Low-Dropout (LDO) Voltage . . . 57 mV Typical at I_O = 100 mA
- Very Low Quiescent Current, Independent of Load . . . 292 μA Typ
- Extremely Low Sleep-State Current, 0.5 μA Max
- 2% Tolerance Over Specified Conditions
- Output Current Range . . . 0 mA to 500 mA
- Available in Space Saving 8-Pin SOIC and 20-Pin TSSOP Packages
- 0°C to 125°C Operating Junction Temperature Range

description

The TPS71025 low-dropout regulator offers an order of magnitude reduction in both dropout voltage and quiescent current over conventional LDO performance. The improvement results from replacing the typical pnp pass transistor with a PMOS device.

D OR P PACKAGE (TOP VIEW)						
G <u>ND</u> EN IN [IN [1 2 3 4	7 [] 6 []	NC SENSE OUT OUT			
	W PACK (TOP VII					
	1 2 3 4 5 6 7 8 9 10	20 19 18 17 16 15 14 13 12 11	NC NC NC NC SENSE OUT OUT NC NC			

NC - No internal connection

Because the PMOS device behaves as a low-value resistor, the dropout voltage is very low (maximum of 95 mV at an output current of 100 mA) and is directly proportional to the output current (see Figure 1). Additionally, since the PMOS pass element is a voltage-driven device, the quiescent current is very low and remains independent of output loading (typically 292 μ A over the full range of output current, 0 mA to 500 mA). These two key specifications yield a significant improvement in operating life for battery-powered systems. The TPS71025 also features a sleep mode; applying a TTL high signal to EN (enable) shuts down the regulator, reducing the quiescent current to 0.5 μ A maximum at T_J = 25°C.

AVAILABLE OPTIONS

т.	OUTP	UT VOLT (V)	TAGE	PA	PACKAGED DEVICES					PACKAGED DEVICES		
IJ	MIN	TYP	МАХ	SMALL OUTLINE (D)	PLASTIC DIP (P)	TSSOP (PW)	(Y)					
0°C to 125°C	2.45	2.5	2.55	TPS71025D	TPS71025P	TPS71025PWLE	TPS71025Y					

The D package is available taped and reeled. Add R suffix to device type (e.g., TPS71025DR). The PW package is only available left-end taped and reeled and is indicated by the LE suffix on the device type.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1997, Texas Instruments Incorporated

SLVS162A - MAY 1997 - REVISED MAY 1998





Figure 1. Dropout Voltage Versus Output Current

functional block diagram








SLVS162A - MAY 1997 - REVISED MAY 1998

	TERMINAL		
NAME	NO.		DESCRIPTION
NAME	D or P	PW	
EN	2	6	Enable input. Logic low enables output
GND	1	1–3	Ground
IN	3, 4	8–10	Input supply voltage
OUT	5, 6	13, 14	Output voltage
SENSE	7	15	Output voltage sense input

Terminal Functions

TPS71025Y chip information

These chips, when properly assembled, display characteristics similar to those of the TPS71025. Thermal compression or ultrasonic bonding may be used on the doped aluminum bonding pads. The chips may be mounted with conductive epoxy or a gold-silicon preform.





SLVS162A - MAY 1997 - REVISED MAY 1998

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

Input voltage range, V_I , \overline{EN} (see Note 1) Continuous output current, I_O	
Continuous total power dissipation Operating virtual junction temperature range, T _J	See Dissipation Rating Tables 1 and 2 0°C to 150°C
Storage temperature range, T _{stg} Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values are with respect to GND

DISSIPATION RATING TABLE 1 – FREE-AIR TEMPERATURE

PACKAGE	T _A ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 70°C POWER RATING	T _A = 125°C POWER RATING
D	725 mW	5.8 mW/°C	464 mW	145 mW
Р	1175 mW	9.4 mW/°C	752 mW	235 mW
PW	700 mW	5.6 mW/°C	448 mW	140 mW

DISSIPATION RATING TABLE 2 – CASE TEMPERATURE[‡]

PACKAGE	T _C ≤ 25°C POWER RATING	DERATING FACTOR ABOVE T _C = 25°C	T _C = 70°C POWER RATING	T _C = 125°C POWER RATING
D	2188 mW	17.5 mW/°C	1400 mW	438 mW
Р	2738 mW	21.9 mW/°C	1752 mW	548 mW
PW	4025 mW	32.2 mW/°C	2576 mW	805 mW

[‡] Dissipation rating tables and figures are provided for maintenance of junction temperature at or below absolute maximum temperature of 150°C. For guidelines on maintaining junction temperature within recommended operating range, see the Thermal Information section.

recommended operating conditions

	MIN	MAX	UNIT
Input voltage, VI	2.97	10	V
High-level input voltage at EN, VIH	2		V
Low-level input voltage at EN, VIL	0	0.5	V
Output current range, IO	0	500	mA
Operating virtual junction temperature range, TJ	0	125	°C



SLVS162A - MAY 1997 - REVISED MAY 1998

PARAMETER	TEST CONDITIONS [‡]		Тј	MIN	TYP	MAX	UNIT
	0.5.1/	25°C		2.5			
Output voltage	$3.5 V \le V_{ } \le 10 V$	$3.5 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$		2.45		2.55	V
			25°C		5.7	7.5	
	I _O = 10 mA,	V _I = 2.45 V	0°C to 125°C			10	1
-			25°C		57	95	
Dropout voltage	I _O = 100 mA,	V _I = 2.45 V	0°C to 125°C			105	mV
		N/ 0.45 V/	25°C		330	450	1
	I _O = 500 mA,	VI = 2.45 V	0°C to 125°C			500	
			25°C		0.66	0.9	0
Pass-element series resistance			0°C to 125°C			1	Ω
	V _I = 3.5 V to 10 V,		25°C		7	23	
Input regulation	$50 \ \mu A \le I_O \le 500 \ mA$		0°C to 125°C		12.7	29	mV
	I _O = 5 mA to 500 mA	•	25°C		18	38	
Output regulation	$3.5 \text{ V} \le \text{V}_I \le 10 \text{ V}$		0°C to 125°C			75	mV
Output regulation	$I_{O} = 50 \ \mu A$ to 500 m/	۹,	25°C		24	60	mV
	$3.5 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$		0°C to 125°C			120	
	6 400 11-	1- 504	25°C	43	53		dB
Disale selection	f = 120 Hz,	I _O = 50 μA	0°C to 125°C	40			
Ripple rejection	6 400 11-	L 500 A	25°C	39	51		
	f = 120 Hz,	I _O = 500 mA	0°C to 125°C	36			1
Output noise-spectral density	f = 120 Hz		25°C		2		μV/√H
	10 Hz \leq f \leq 100 kHz, CSR = 1 Ω	C ₀ = 4.7 μF	25°C		274		
Output noise voltage		C ₀ = 10 μF	25°C		228		μVrms
	001(= 1 32	C ₀ = 100 μF	25°C		159		
	 EN ≤ 0.5 V,		25°C		292	390	
Quiescent current (active mode)	$0 \text{ mA} \le I_{O} \le 500 \text{ mA}$		0°C to 125°C			540	μA
		071/21/2401/	25°C		18	475	
Supply current (standby mode)	$\overline{EN} = V_{I},$	$2.7~V \le V_{I} \le 10~V$	0°C to 125°C			1900	nA
		Vi. 40.V/	25°C		1.07	2	_
Output current limit	V _O = 0,	V _I = 10 V	0°C to 125°C			2	A
Pass-element leakage current in standby	$\overline{EN} = V_1$,	271/(1)/(10)/(10)/(10)/(10)/(10)/(10)/(10)	25°C		0.223	0.5	
mode	$\Box N = V$	$2.7 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$	0°C to 125°C			1	μA
Output voltage temperature coefficient			0°C to 125°C		61	75	ppm/°C
Thermal shutdown junction temperature					165		°C
Logic high input voltage (standby mode) EN	$2.5 \text{ V} \leq \text{V}_{I} \leq 6 \text{ V}$		25°C	2			v
Logic high input voltage (standby mode), EN	$6 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$		0°C to 125°C	2.7			v
Logic low input voltage (active mode), \overline{EN}	2.7 V ≤ VI ≤ 10 V		25°C			0.5	v
	$2.1 \text{ V} \ge \text{V} \ge 10 \text{ V}$		0°C to 125°C			0.5	v
Hysteresis voltage, EN			0°C to 125°C		50		mV
Input current, EN	0 1/ < 1/ < 10 1/		25°C	-0.5		0.5	
	$0 V \le V_I \le 10 V$		0°C to 125°C	-0.5		0.5	- 11A
Input voltage, minimum for active pass			25°C		2	2.5	V
element			0°C to 125°C			2.5	V

electrical characteristics over recommended operating junction temperature range, V_{I(IN)} = 3.5 V, I_O = 10 mA, $\overline{\text{EN}}$ = 0 V, C_o = 4.7 μ F/CSR[†] = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

⁺CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any

series resistance added externally, and PWB trace resistance to C₀.
Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.



SLVS162A - MAY 1997 - REVISED MAY 1998

electrical characteristics at T_J = 25°C, V_{I(IN)} = 3.5 V, I_O = 10 mA, \overline{EN} = 0 V, C_O = 4.7 μ F/CSR[†] = 1 Ω , SENSE shorted to OUT (unless otherwise noted)

DADAMETER	TEAT AAN	TPS			
PARAMETER	TEST CONI	JITIONS+	MIN	TYP MAX	
Output voltage	$3.5 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$			2.5	V
	I _O = 10 mA,	VI = 2.45 V		5.7	
Dropout voltage	I _O = 100 mA,	VI = 2.45 V		57	mV
	I _O = 500 mA,	V _I = 2.45 V		330	
Pass-element series resistance				0.66	Ω
Input regulation	V _I = 3.5 V to 10 V			7	mV
	I _O = 5 mA to 500 mA			18	mV
Output regulation	$I_{O} = 50 \ \mu A \text{ to } 500 \ m A$	ł		24	mV
Dipple rejection	f = 120 Hz,	l _O = 50 μA		53	dB
Ripple rejection	f = 120 Hz,	l _O = 500 mA		51	dB
Output noise-spectral density	f = 120 Hz			2	μV/√Hz
		$C_0 = 4.7 \ \mu F$		274	
Output noise voltage	10 Hz \leq f \leq 100 kHz, CSR = 1 Ω	C _O = 10 μF		228	μVrms
	051 = 1 52	C ₀ = 100 μF		159	1
Quiescent current (active mode)	$\overline{EN} = 0 \text{ V}, \\ 0 \text{ mA} \le I_{O} \le 500 \text{ mA}$			292	μΑ
Supply current (standby mode)	$EN = V_I$,	$2.7 \text{ V} \le \text{V}_{I} \le 10 \text{ V}$		18	nA
Output current limit	V _O = 0,	V _I = 10 V		1.07	А
Pass-element leakage current in standby mode	$EN = V_I$,	$2.7~V \le V_{I} \le 10~V$	0	.223	μΑ
Output voltage temperature coefficient				61	ppm/°C
Thermal shutdown junction temperature				165	°C
	2.5 V ≤ V _I ≤ 6 V		2		V
Logic high input voltage (standby mode), \overline{EN}	$6 \text{ V} \leq \text{V}_I \leq 10 \text{ V}$	$6 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$		2.7	
Logic low input voltage (active mode), EN	$2.7~V \le V_I \le 10~V$			0.	5 V
Hysteresis voltage, EN				50	mV
Input current, EN	$0 \text{ V} \leq \text{V}_{I} \leq 10 \text{ V}$			0	μA
Input voltage, minimum for active pass element				2	V


[†] CSR (compensation series resistance) refers to the total series resistance, including the equivalent series resistance (ESR) of the capacitor, any series resistance added externally, and PWB trace resistance to C₀.

[‡] Pulse-testing techniques are used to maintain virtual junction temperature as close as possible to ambient temperature; thermal effects must be taken into account separately.




SLVS162A - MAY 1997 - REVISED MAY 1998

TYPICAL CHARACTERISTICS






SLVS162A - MAY 1997 - REVISED MAY 1998



TYPICAL CHARACTERISTICS



SLVS162A - MAY 1997 - REVISED MAY 1998




TYPICAL CHARACTERISTICS

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

SLVS162A - MAY 1997 - REVISED MAY 1998





NOTE A: Ceramic capacitor

Figure 15. Test Circuit for Typical Regions of Stability (Figures 7 through 14)



THERMAL INFORMATION

In response to system-miniaturization trends, integrated circuits are being offered in low-profile and fine-pitch surface-mount packages. Implementation of many of today's high-performance devices in these packages requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are illustrated in this discussion:

- Improving the power-dissipation capability of the PWB design
- Improving the thermal coupling of the component to the PWB
- Introducing airflow in the system

Figure 16 is an example of a thermally enhanced PWB layout for the 20-lead TSSOP package. This layout involves adding copper on the PWB to conduct heat away from the device. The $R_{\theta JA}$ for this component/board system is illustrated in Figure 17. The family of curves illustrates the effect of increasing the size of the copper-heat-sink surface area. The PWB is a standard FR4 board (L×W×H = 3.2 inch×3.2 inch×0.062 inch); the board traces and heat sink area are 1-oz (per square foot) copper.





Figure 16. Thermally Enhanced PWB Layout (Not to Scale) for the 20-Pin TSSOP

Figure 18 shows the thermal resistance for the same system with the addition of a thermally conductive compound between the body of the TSSOP package and the PWB copper routed directly beneath the device. The thermal conductivity for the compound used in this analysis is 0.815 W/m \times °C.



SLVS162A - MAY 1997 - REVISED MAY 1998

THERMAL INFORMATION



Using these figures to determine the system $R_{\theta JA}$ allows the maximum power-dissipation $P_{D(max)}$ limit to be calculated with the equation:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}}$$

Where

 $T_{J(max)}$ is the maximum allowable junction temperature (i.e., 150°C absolute maximum or 125°C maximum recommended operating temperature for specified operation).

This limit should then be applied to the internal power dissipated by the TPS71025 regulator. The equation for calculating total internal power dissipation of the device is:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}} + \left(\mathsf{V}_{\mathsf{I}} \times \mathsf{I}_{\mathsf{Q}}\right)$$

Because the quiescent current is very low, the second term is negligible, further simplifying the equation to:

$$\mathsf{P}_{\mathsf{D}(\mathsf{total})} = \left(\mathsf{V}_{\mathsf{I}} - \mathsf{V}_{\mathsf{O}}\right) \times \mathsf{I}_{\mathsf{O}}$$



THERMAL INFORMATION

For a 20-lead TSSOP/FR4 board system with thermally conductive compound between the board and the device body, where $T_A = 55^{\circ}C$, airflow = 100 ft/min, and copper heat sink area = 1 cm², the maximum power-dissipation limit can be calculated. As indicated in Figure 18, the system $R_{\theta JA}$ is 94°C/W; therefore, the maximum power-dissipation limit is:

$$P_{D(max)} = \frac{T_{J(max)} - T_{A}}{R_{\theta JA(system)}} = \frac{125^{\circ}C - 55^{\circ}C}{94^{\circ}C/W} = 745 \text{ mW}$$


If the system implements a TPS71025 regulator where $V_1 = 3.3$ V and $I_0 = 385$ mA, the internal power dissipation is:

$$P_{D(total)} = (V_{I} - V_{O}) \times I_{O} = (3.3 - 2.5) \times 0.385 = 308 \text{ mW}$$

Comparing $P_{D(total)}$ with $P_{D(max)}$ reveals that the power dissipation in this example does not exceed the maximum limit. When it does, one of two corrective actions can be taken. The power-dissipation limit can be raised by increasing the airflow or the heat-sink area. Alternatively, the internal power dissipation of the regulator can be lowered by reducing the input voltage or the load current. In either case, the above calculations should be repeated with the new system parameters.



SLVS162A - MAY 1997 - REVISED MAY 1998



APPLICATION INFORMATION

[†]Capacitor selection is nontrivial. See external capacitor requirements section.

Figure 19. Typical Application Circuit

The TPS71025 low-dropout (LDO) regulator overcomes many of the shortcomings of earlier-generation LDOs, while adding features such as a power-saving shutdown mode.

device operation

The TPS71025, unlike many other LDOs, features very low quiescent current that remains virtually constant even with varying loads. Conventional LDO regulators use a pnp-pass element, the base current of which is directly proportional to the load current through the regulator ($I_B = I_C/\beta$). Examination of the data sheets reveals that those devices are typically specified under near no-load conditions; actual operating currents are much higher as evidenced by typical quiescent current versus load current curves. The TPS71025 uses a PMOS transistor to pass current; because the gate of the PMOS element is voltage driven, operating currents are low and stable over the full load range. The TPS71025 specifications reflect actual performance under load.

Another pitfall associated with the pnp-pass element is its tendency to saturate when the device goes into dropout. The resulting drop in β forces an increase in I_B to maintain the load. During power up, this translates to large start-up currents. Systems with limited supply current may fail to start up. In battery-powered systems, it means rapid battery discharge when the voltage decays below the minimum required for regulation. The TPS71025 quiescent current remains low even when the regulator drops out, eliminating both problems.

The TPS71025 also features a shutdown mode that places the output in the high-impedance state (essentially equal to the feedback-divider resistance) and reduces quiescent current to under 2 μ A. If the shutdown feature is not used, \overline{EN} should be tied to ground. Response to an enable transition is quick; regulated output voltage is reestablished in typically 120 μ s.

minimum load requirements

The TPS71025 family is stable even at zero load; no minimum load is required for operation.

SENSE-pin connection

The SENSE pin must be connected to the regulator output for proper functioning of the regulator. Normally, this connection should be as short as possible; however, the connection can be made near a critical circuit (remote sense) to improve performance at that point. Internally, SENSE connects to a high-impedance wide-bandwidth amplifier through a resistor-divider network, and noise pickup feeds through to the regulator output. Routing the SENSE connection to minimize/avoid noise pickup is essential. Adding an RC network between SENSE and OUT to filter noise is not recommended because it can cause the regulator to oscillate.



APPLICATION INFORMATION

external capacitor requirements

An input capacitor is not required; however, a ceramic bypass capacitor (0.047 pF to 0.1 μ F) improves load transient response and noise rejection if the TPS71025 is located more than a few inches from the power supply. A higher-capacitance electrolytic capacitor may be necessary if large (hundreds of milliamps) load transients with fast rise times are anticipated.

As with most LDO regulators, the TPS71025 requires an output capacitor for stability. A low-ESR 10- μ F solid-tantalum capacitor connected from the regulator output to ground is sufficient to ensure stability over the full load range (see Figure 11). Adding high-frequency ceramic or film capacitors (such as power-supply bypass capacitors for digital or analog ICs) can cause the regulator to become unstable unless the ESR of the tantalum capacitor is less than 1.2 Ω over temperature. Capacitors with published ESR specifications such as the AVX TPSD106K035R0300 and the Sprague 593D106X0035D2W work well because the maximum ESR at 25°C is 300 m Ω (typically, the ESR in solid-tantalum capacitors increases by a factor of 2 or less when the temperature drops from 25°C to -40°C). Where component height and/or mounting area is a problem, physically smaller, 10- μ F devices can be screened for ESR. Figure 7 through Figure 14 show the stable regions of operation using different values of output capacitance with various values of ceramic load capacitance.

In applications with little or no high-frequency bypass capacitance (< 0.2 μ F), the output capacitance can be reduced to 4.7 μ F, provided ESR is maintained between 0.7 and 2.5 Ω . Because minimum capacitor ESR is seldom if ever specified, it may be necessary to add a 0.5- Ω to 1- Ω resistor in series with the capacitor and limit ESR to 1.5 Ω maximum. As shown in the ESR graphs (Figure 7 through Figure 14), minimum ESR is not a problem when using 10- μ F or larger output capacitors.

Below is a partial listing of surface-mount capacitors usable with the TPS71025. This information (along with the ESR graphs, Figure 7 through Figure 14) is included to assist in selection of suitable capacitance for the application. When necessary to achieve low height requirements along with high output current and/or high ceramic load capacitance, several higher ESR capacitors can be used in parallel to meet the guidelines above.



SLVS162A - MAY 1997 - REVISED MAY 1998

APPLICATION INFORMATION

external capacitor requirements (continued)

All load and temperature con	ditions with	up to 1 μ F of	added ceramic	load capacitance:				
PART NO.	MFR.	VALUE	MAX ESR [†]	SIZE (H \times L \times W) [†]				
T421C226M010AS	Kemet	22 μF, 10 V	0.5	$2.8\times6\times3.2$				
593D156X0025D2W	Sprague	15 μF, 25 V	0.3	$2.8\times7.3\times4.3$				
593D106X0035D2W	Sprague	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$				
TPSD106M035R0300	AVX	10 μF, 35 V	0.3	$2.8\times7.3\times4.3$				
Load < 200 mA, ceramic loa	d capacitar	nce < 0.2 μF, fι	ull temperature	range:				
PART NO.	MFR.	VALUE	MAX ESR [†]	SIZE (H \times L \times W) [†]				
592D156X0020R2T	Sprague	15 μF, 20 V	1.1	$1.2 \times 7.2 \times 6$				
595D156X0025C2T	Sprague	15 μF, 25 V	1	$2.5\times7.1\times3.2$				
595D106X0025C2T	Sprague	10 μF, 25 V	1.2	$2.5\times7.1\times3.2$				
293D226X0016D2W	Sprague	22 μF, 16 V	1.1	$2.8\times7.3\times4.3$				
Load < 100 mA, ceramic loa	d capacitar	nce < 0.2 μF, fι	ull temperature	range:				
PART NO.	MFR.	VALUE	MAX ESR [†]	SIZE (H \times L \times W) [†]				
195D106X06R3V2T	Sprague	10 μF, 6.3 V	1.5	$1.3\times3.5\times2.7$				
195D106X0016X2T	Sprague	10 μF, 16 V	1.5	$1.3 \times 7 \times 2.7$				
595D156X0016B2T	Sprague	15 μF, 16 V	1.8	$1.6\times 3.8\times 2.6$				
695D226X0015F2T	Sprague	22 μF, 15 V	1.4	$1.8\times6.5\times3.4$				
695D156X0020F2T	Sprague	15 μF, 20 V	1.5	$1.8\times6.5\times3.4$				
695D106X0035G2T	Sprague	10 μF, 35 V	1.3	$2.5\times7.6\times2.5$				
[†] Size is in mm. ESR is maximum resistance at 100 kHz and $T_A = 25^{\circ}$ C. Listings are sorted by height.								




SLVS162A - MAY 1997 - REVISED MAY 1998

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE

D (R-PDSO-G**) 14 PIN SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

B. This drawing is subject to change without notice.


C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-012



SLVS162A - MAY 1997 - REVISED MAY 1998

MECHANICAL DATA



- NOTES: A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. Falls within JEDEC MS-001




SLVS162A - MAY 1997 - REVISED MAY 1998

MECHANICAL DATA

PLASTIC SMALL-OUTLINE PACKAGE





NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153





PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS71025D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 125	71025
TPS71025D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 125	71025
TPS71025DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 125	71025
TPS71025DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	0 to 125	71025
TPS71025P	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 125	TPS71025P
TPS71025P.A	Active	Production	PDIP (P) 8	50 TUBE	Yes	NIPDAU	N/A for Pkg Type	0 to 125	TPS71025P

⁽¹⁾ **Status:** For more details on status, see our product life cycle.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

23-May-2025



www.ti.com

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*/	٩II	dimer	nsions	are	nominal	

Device	0	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS71025DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1



www.ti.com

PACKAGE MATERIALS INFORMATION

23-May-2025



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS71025DR	SOIC	D	8	2500	350.0	350.0	43.0

TEXAS INSTRUMENTS

www.ti.com

23-May-2025

TUBE



- B - Alignment groove width

*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	Τ (μm)	B (mm)
TPS71025D	D	SOIC	8	75	505.46	6.76	3810	4
TPS71025D.A	D	SOIC	8	75	505.46	6.76	3810	4
TPS71025P	Р	PDIP	8	50	506	13.97	11230	4.32
TPS71025P.A	Р	PDIP	8	50	506	13.97	11230	4.32

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025, Texas Instruments Incorporated