

LCD Bias With Integrated Gamma Reference for Notebook PCs, Tablet PCs and Monitors

Check for Samples: TPS65642A

1 Introduction


1.1 Features

- 2.6 V to 6 V Input Voltage Range
- Synchronous Boost Converter (AV_{DD})
- Non-Synchronous Boost Converter With Temperature Compensation (V_{GH})
- Synchronous Buck Converter (V_{CORE})
- Synchronous Buck Converter (V_{IO1})
- Low Dropout Linear Regulator (V_{IO2})
- Programmable V_{COM} Calibrator With Two Integrated Buffer Amplifiers
- · Gate Voltage Shaping
- 1.2 Applications
- Notebook PCs
- Tablet PCs
- Monitors

- Panel Discharge Signal (XAO)
- System Reset Signal (RST)
- 14-Channel, 10-Bit Programmable Gamma Voltage Correction
- On-Chip EEPROM with Write Protect
- I²C™ Interface
- Thermal Shutdown
- Supports GIP and Non-GIP Displays
- 56-Ball, 3,16-mm × 3,45-mm 0,4-mm Pitch DSBGA

1.3 Description

The TPS65642A device is a compact LCD bias solution primarily intended for use in notebook and tablet PCs. The device comprises two boost converters to supply the source driver and gate driver, or level shifter, of the LCD panel; two buck converters and a low-dropout (LDO) linear regulator to supply the system logic voltages; a programmable V_{COM} generator with two high-speed amplifiers; 14-channel gamma-voltage correction; and a gate-voltage shaping function.





Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Excel is a registered trademark of Microsoft Corporation.

SLVSC21 - OCTOBER 2013 www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Electrical Specifications

ABSOLUTE MAXIMUM RATINGS(1)

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
	VIN, SW2, VCORE, SW <u>3, VIO1, VIO2</u> RSET, COMP, SCL, SDA, EN, FLK, WP, TCOMP, XAO, RST	-0.3	7	V
	AVDD, SW1, OUT1, OUT2, OUTA-OUTN	-0.3	12	V
Pin	SW4	-0.3	36 ⁽²⁾	V
voltage	POS1, NEG1, POS2, NEG2	-0.3	12 ⁽³⁾	V
	POS1-NEG1 ⁽⁴⁾ , POS2-NEG2 ⁽⁴⁾		2	V
	VGH, VGHM, RE	-0.3	40 ⁽⁵⁾	V
	Human Body Model		2000	V
ESD Rating	Machine Model		200	V
raung	Charged Device Model		700	V
T _A	Ambient temperature	-40	85	°C
TJ	Junction temperature	-40	150	°C
T _{STG}	Storage temperature	-65	150	°C
	Lead temperature (soldering, 10 seconds)		300	°C

⁽¹⁾ Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

2.2 THERMAL INFORMATION⁽¹⁾

		TPS65642A	
	THERMAL METRIC	YFF	UNIT
		56 PINS	
θ_{JA}	Junction-to-ambient thermal resistance	45	
θ_{JCtop}	Junction-to-case (top) thermal resistance	0.2	
θ_{JB}	Junction-to-board thermal resistance	6.4	90.00
Ψ_{JT}	Junction-to-top characterization parameter	0.8	°C/W
ΨЈВ	Junction-to-board characterization parameter	6.1	
θ_{JCbot}	Junction-to-case (bottom) thermal resistance	N/A	

⁽¹⁾ For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report, SPRA953.

2.3 RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V _{IN}	Input voltage range	2.6		6	V
BOOST (BOOST CONVERTER 1				
AV_{DD}	Boost converter 1 output voltage range	7		10.1	V
IAV _{DD}	Boost converter 1 output current when 6 V ≥ V _{IN} ≥ 4 V			700 ⁽¹⁾	mA
	Boost converter 1 output current when 3.63 V ≥ V _{IN} ≥ 2.64 V			400 ⁽¹⁾	mA

Submit Documentation Feedback Product Folder Links: TPS65642A

This figure includes the current that must be supplied to the input of boost converter 2.

TRUMENTS

V_{GH} supplies up to 40 V can be generated, but require an external cascode transistor or charge pump.

For supply voltages less than 12 V, the absolute maximum input voltage is equal to the supply voltage.

Differential input voltage.

The combination of low temperatures and high V_{GH} voltages can cause increased leakage current through the RE pin. In GIP applications that do not use the gate-voltage shaping function it is recommended to leave the RE pin open to minimize this effect.



SLVSC21 - OCTOBER 2013

RECOMMENDED OPERATING CONDITIONS (continued)

		MIN	TYP	MAX	UNIT
L	Boost converter 1 inductor range	2.2	4.7	10	μΗ
C _{OUT}	Boost converter 1 output capacitance	10			μF
BOOST	CONVERTER 2				
AV_{DD}	Input voltage range	7	8.4	10.1 ⁽²⁾	V
V_{GH}	Output voltage range	16	24	40 ⁽³⁾	V
I _{GH}	Output current		15	40	mA
L	Inductor	10	15		μΗ
C _{OUT}	Output capacitance	1	4.7		μF
R _{NTC}	Thermistor resistance at 25°C		10		kΩ
BUCK (CONVERTER 1 (V _{CORE})	•			
V _{CORE}	Output voltage	1	1.1	1.3	V
I _{CORE}	Output current			600	mA
L	Inductor	1	2.2	4.7	μΗ
C _{OUT}	Output capacitance	4.7	10	22	μF
	CONVERTER 2 (V _{IO1})	•			
V _{IO1}	Output voltage	1.7		2.5	V
I _{IO1}	Output current			200(4)	mA
L	Inductor	1	2.2	4.7	μΗ
C _{OUT}	Output capacitance	4.7	10	22	μF
LDO Re	egulator (V _{IO2})	•			
V _{IO2}	Output voltage	1.7		1.8	V
I _{IO}	Output current			200	mA
C _{OUT}	Output capacitance		4.7	10	μF
PROGR	RAMMABLE VCOM			*	
I _{SET}	Programmable V _{COM} set current		50		μΑ
PROGR	RAMMABLE GAMMA CORRECTION				
I _{GAM}	Output current per channel	-100		100	μΑ
C_{GAM}	Output capacitance			50	pF

ELECTRICAL CHARACTERISTICS

 V_{IN} = 3.3 V, V_{CORE} = 1.1 V, V_{IO1} = 1.7 V, V_{IO2} = 1.8 $V^{(1)}$, AV_{DD} = 8.4 V, V_{GH} = 24 V, T_{A} = -40°C to 85°C. Typical values are at 25°C (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT	
POWER SUPPLY							
	Supply current into VIN pins	Converters not switching		1.9	3	mA	
		Pin G5.		0.1	1		
I _{IN}	Supply current into AVDD pins	Pin B7. No load on gamma reference outputs		4.3	6	mA	
		Pin F4. No load on op-amp outputs		4.0	7.5		
	Supply current into VGH	No load on VGHM		0.1	1	mA	
UNDER	VOLTAGE LOCKOUT	·					
		V _{IN} rising	2.3	2.42	2.5		
V_{UVLO}	Undervoltage lockout threshold	V _{IN} falling	2.1	2.19	2.4	V	
	Hysteresis			0.23		1	

(1) When $V_{IO1} = 1.7 \text{ V}$ or 1.8 V, the LDO regulator is disabled. When $V_{IO1} = 2.5 \text{ V}$, the LDO regulator is enabled.

 V_{GH} – AV_{DD} must be greater than 9 V. Output voltages greater than 36 V require an external cascode transistor. This figure includes the current supplied to the input of the linear regulator.



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.3 V, V_{CORE} = 1.1 V, V_{IO1} = 1.7 V, V_{IO2} = 1.8 $V^{(1)}$, AV_{DD} = 8.4 V, V_{GH} = 24 V, T_A = -40°C to 85°C. Typical values are at 25°C (unless otherwise noted).

	PARAMETER	TEST	CONDITIONS	MIN	TYP	MAX	UNIT
CONTR	OL PINS (EN, FLK, WP)						
			V _{IN} = 2.64 V		1	1.8	
V _{IH}	EN high-level input voltage threshold	EN rising	V _{IN} = 3.3 V		1.1	1.8	V
- 1171			V _{IN} = 6 V		1.7	1.8	-
			V _{IN} = 2.64 V	0.7	0.9		
V _{IL}	EN low-level input voltage threshold	EN falling	V _{IN} = 3.3 V	0.7	1		V
- 112	gpgg.		V _{IN} = 6 V	0.7	1.6		
I _{IH}	EN high-level input current	EN = 2.5 V	- IIV	-100		100	nA
I _{IL}	EN low-level input current	EN = 0 V		-100		100	nA
IL.			V _{IN} = 2.64 V		0.9	1.8	
V_{IH}	FLK high-level input voltage threshold	FLK rising	V _{IN} = 3.3 V		1	1.8	V
			V _{IN} = 6 V		1.4	1.8	
			V _{IN} = 2.6 V	0.6	0.8		
V_{IL}	FLK low-level input voltage threshold	FLK falling	V _{IN} = 3.3 V	0.6	0.9		V
	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	3	V _{IN} = 6 V	0.6	1.3		
I _{IH}	FLK high-level input current	FLK = 2.5 V	114	-100		100	nA
I _{IL}	FLK-low-level input current	FLK = 0 V		-100		100	nA
12			V _{IN} = 2.64 V		1	1.8	
V_{IH}	WP high-level input voltage threshold	WP rising	V _{IN} = 3.3 V		1.1	1.8	V
	and the second s	J	V _{IN} = 6 V		1.7	1.8	
			V _{IN} = 2.64 V	0.7	0.9		
V _{IL}	WP low-level input voltage threshold	WP falling	V _{IN} = 3.3 V	0.7	1		V
	, and a second		V _{IN} = 6 V	0.7	1.6		
R _{PULL-UP}	WP internal pullup resistance		114	30	52	75	kΩ
	CONVERTER 1 (AV _{DD})						
	Output voltage range			7		10.1	
AV_{DD}	Tolerance			-1%		1%	V
V _{UVP}	Undervoltage protection threshold	AV _{DD} falling		65	70	75	% of AV _{DD}
V _{SCP}	Short-circuit threshold	AV _{DD} falling		25	30	35	% of AV _{DD}
I _{LK}	Switch leakage current	V _{SW} = V _{IN} = 3.3 V, EN =	0 V, T _J = -40°C to 85°C			10	μA
r _{DS(ON)}	Switch ON resistance	I _{SW} = 1 A			114	250	mΩ
I _{LIM}	Switch current limit			2.5	3	3.5	Α
r _{DS(ON)}	Rectifier ON resistance	I _{SW} = 1 A			242	400	mΩ
	0 "1" (FREQ = 0			750		
f _{SW}	Switching frequency	FREQ = 1			1200		kHz
r _{DS(ON)}	Discharge ON resistance	I _{AVDD} = 10 mA			76	100	Ω
	ONVERTER 1 (V _{CORE})	1		L			1
	Output voltage			1	1.1	1.3	.,
V_{CORE}	Tolerance			-3%		3%	V
V _{UVP}	Undervoltage protection threshold	V _{CORE} falling		65	70	75	% of V _{CORE}
V _{SCP}	Short-circuit threshold	V _{CORE} falling		25	30	35	% of V _{CORE}
I _{LIMA}	Switch current limit	I _{SW} ramps from 0 A to 2	A	0.8	1	1.2	А
	0 11 01 11	High-side, I _{SW} = I _{LIM}			183	310	_
r _{DS(ON)}	Switch ON resistance	Low-side, I _{SW} = 1 A			95	150	mΩ
	V _{IN} = 3.3 V		260	370	480		
t_{OFF}	Off time	V _{IN} = 5 V		380	560	750	ns

SLVSC21 - OCTOBER 2013 www.ti.com

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.3 V, V_{CORE} = 1.1 V, V_{IO1} = 1.7 V, V_{IO2} = 1.8 $V^{(1)}$, AV_{DD} = 8.4 V, V_{GH} = 24 V, T_A = -40°C to 85°C. Typical values are at 25°C (unless otherwise noted).

	PARAMETER	TEST CONDI	TIONS	MIN	TYP	MAX	UNIT
виск со	NVERTER 2 (V _{IO1})						'
	Output voltage			1.7	1.8	2.5	
V _{IO1}	Tolerance			-3%		3%	V
V _{UVP}	Undervoltage protection threshold	V _{IO1} falling	65	70	75	% of V _{IO1}	
V _{SCP}	Short-circuit threshold	V _{IO1} falling		25	30	35	% of V _{IO1}
I _{LIM}	High-side switch current limit	High-side, I _{SW} ramps from 0 A to	2 A	0.8	1	1.2	Α
_	High-side switch ON resistance	I _{SW} = I _{LIM}	I _{SW} = I _{LIM}		183	350	0
r _{DS(ON)}	Low-side switch ON resistance	I _{SW} = 1 A			255	400	mΩ
	Off time	V _{IN} = 3.3 V	V _{IN} = 3.3 V		250	330	no
t _{OFF}	On time	V _{IN} = 5 V		250	370	500	ns
r _{DS(ON)}	Discharge ON resistance	Measured with 10 mA			15	50	Ω
LINEAR R	EGULATOR (V _{IO2}) ⁽²⁾						
V	Output voltage			1.7		1.8	V
V _{IO2}	Tolerance	I _{IO2} = 1 mA		-3%		3%	v
V_{UVP}	Undervoltage protection threshold	V _{IO2} falling		65	70	75	% of V _{IO2}
V _{SCP}	Short circuit threshold	V _{IO2} falling	25	30	35	% of V _{IO2}	
BOOST C	ONVERTER 2 (V _{GH})						
V	Output voltage range			16		40(3)	V
V_{GH}	Tolerance			-3%		3%	v
V_{UVP}	Undervoltage protection threshold	V _{GH} falling		65	70	75	% of V_{GH}
V _{SCP}	Short-circuit threshold	V _{GH} falling		25	30	35	% of V _{GH}
I_{LK}	Switch leakage current	V _{EN} = 0 V; V _{SW4} = 36 V				10	μA
r _{DS(ON)}	Switch ON resistance	I _{SW} = 1 A			0.41	1	Ω
t _{ON(MAX)}	Maximum t _{ON} time			1	1.67	2.5	μs
t _{OFF}	t _{OFF} time			1.5	2.11	3	μs
	Thermistor reference current	I _{SET} = 50 μA, V _{TCOMP} = 1 V	85°C	48		54	
I _{TCOMP}	mermistor reference current	ISET = 50 µA, VTCOMP = 1 V	25°C		50		μA
RESET (R	ST)						
toror	Reset pulse duration range	Measured from end of V _{CORE} ran	Measured from end of V _{CORE} ramp to 50% of RST rising			16	ms
TRESET	Tolerance	edge with a 10k pullup resistor		-20%		30%	1113
V_{OL}	Low output voltage	$I_{\overline{RST}} = 1 \text{ mA (sinking)}$			0.27	0.5	V
I _{OH}	High output current	$V_{RST} = 2.5 \text{ V}$		– 1		1	μΑ
PROGRAI	MMABLE GAMMA CORRECTION						
V	High-side output voltage drop	Code = 1023; load = 10 μA, sour	cing		5.6	100	mV
V _{DROPH}	The sac output voltage arop	Code = 1023; load = 100 μA, sou	urcing		44.2	200	111 V
Vance	Low-side output voltage drop	Code = 0; load = 10 µA, sinking			49.1	100	mV
V _{DROPL}	2011 Side Odipat Voltage drop	Code = 0; load = 100 μA, sinking			65.5	200	111 V
	Offset	Code = 512		-25		25	mV
INL	Integral nonlinearity	No load, $V_{GAMH} = AV_{DD} - 0.25 \text{ V}$, $V_{GAML} = 0.25 \text{ V}$		-3.6		5.9	LSB
DNL	Differential nonlinearity	No load, $V_{GAMH} = AV_{DD} - 0.25 V$,	$V_{GAML} = 0.25 \text{ V}$	-1		1.5	LSB
PROGRAI	MMABLE V _{COM} CALIBRATOR	Г					1
SET _{ZSE}	Set zero-scale error			-1		1	LSB
SET _{FSE}	Set full-scale error			-7		7	LSB
V_{RSET}	Voltage on RSET pin	$I_{RSET} = 50 \mu A$		-2%	1.25	2%	V
DNL	Differential nonlinearity			-1		1.5	LSB

⁽²⁾ LDO is enabled, when V_{IO1} = 2.5 V. (3) Output voltages greater than 36 V require an external cascode transistor or charge pump circuit.



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.3 V, V_{CORE} = 1.1 V, V_{IO1} = 1.7 V, V_{IO2} = 1.8 $V^{(1)}$, AV_{DD} = 8.4 V, V_{GH} = 24 V, V_{A} = -40°C to 85°C. Typical values are at 25°C (unless otherwise noted).

_	PARAMETER	TEST CONDITION	IS	MIN	TYP	MAX	UNIT
A _{VOL}	Open loop gain	$V_{CM} = AV_{DD} / 2$, $V_{OUT1} = 2 V$, $V_{OUT2} =$: AV _{DD} –2 V, R _L = ∞	70	91		dB
V _{IO}	Input offset voltage	$V_{CM} = AV_{DD} / 2$, $V_{OUT} = AV_{DD} / 2$	35 , 2	-15		15	mV
В	Input bias current	$V_{CM} = AV_{DD} / 2$, $V_{OUT} = AV_{DD} / 2$		-150		150	nA
V_{DROPH}	High-side voltage drop	$V_{POS} = AV_{DD} / 2$, $V_{NEG} = AV_{DD} / 2 - 1$	V,		0.05	0.1	V
V _{DROPL}	Low-side voltage drop	$I_{OUT} = 10 \text{ mA sourcing}$ $V_{POS} = AV_{DD}/2, V_{NEG} = AV_{DD}/2 + 1$	V,		0.03	0.1	V
	Lligh side peak sutrat surrent	I _{OUT} = 10 mA sinking		200	204		
I _{PK}	High-side peak output current	$V_{CM} = AV_{DD} / 2$, $V_{SIGNAL} = 2 V_{PP}$, open-loop, $R_L = \infty$, $C_L = 1 \mu F$		200	294	000	mA
CMDD	Low-side peak output current		AV /O	40	-349	-200	-ID
CMRR	Common-mode rejection ratio	$V_{CM1} = 2 \text{ V}, V_{CM2} = AV_{DD} - 2 \text{ V}, V_{OUT}$		40	78		dB
PSRR	Power supply rejection ratio	$AV_{DD1} = 7 \text{ V}, AV_{DD2} = 10.1 \text{ V}, V_{CM} =$		40	110		dB
SR	Slew rate	орол коор,	$_{A} = -40$ °C $_{A} = 25$ °C to 85°C	18 25	30		V/µs
GATE VO	DLTAGE SHAPING						
	VGH to VGHM ON resistance	V _{GH} = 24 V, I _{GHM} = 10 mA, FLK = 2.5	V		12	25	
r _{DS(ON)}		V _{GHM} = 24 V, I _{GHM} = 10 mA, FLK = 0			12	25	Ω
-(-/*/	VGHM to RE ON resistance	V _{GHM} = 6 V, I _{GHM} = 10 mA, FLK = 0 V			12	25	1
		V _{GHM} rising, 2.5 V, 50% thresholds, C			70	475	
t _{PLH}	Propagation delay	0 Ω	001 1 7 2		72	175	ns
t _{PHL}	1 Topagation delay	V_{GHM} falling, 2.5 V, 50% thresholds, 0 Ω	$C_{OUT} = 150 \text{ pF}, R_E =$		81	200	ns
PANEL R	ESET / LCD BIAS READY (XAO)		,				
V _{OL}	Low output voltage	I _{XXO} = 1 mA (sinking)			0.23	0.5	V
I _{OH}	High output current	V _{XAO} = 2.5 V				1	μA
	XAO threshold voltage			2.2		3.9	
V_{DET}	Tolerance	XAO falling		-2.5%		2.5%	V
52.	Hysteresis	XAO rising	3%	6.3%	11%		
TIMING	1 - 1	,					1
	Boost converter 1 delay range			0		70	
t _{DLY1}	Tolerance			-20%		30%	ms
tauva	Gate voltage shaping; LCD bias- ready delay range			0		35	ms
t _{DLY6}	Tolerance			-20%		30%	1113
	Soft-start ramp time			0.5		4	
t _{SS1}	Tolerance	V _{CORE} , V _{IO1} , V _{IO2}		-20%		30%	ms
	Soft-start ramp time			4		7.5	
t _{SS2}	Tolerance	AV _{DD} , V _{GH}		-20%		30%	ms
t _{UVP}	Undervoltage protection timeout			40	50	65	ms
I ² C INTER							
	Configuration parameters slave address				74h		
ADDR	Programmable VCOM slave address				4Fh		1
V _{IL}	Low level input voltage	Rising edge, standard and fast mode	1			0.75	V
V _{IH}	High level input voltage	Rising edge, standard and fast mode		1.75		0.70	V
V _{HYS}	Hysteresis	Applicable to fast mode only	-	125			mV
V _{OL}	Low level output voltage	Sinking 3 mA		120		500	mV
v _{ol} C _i	Input capacitance	Canada Garage				10	pF
∪ I	input capacitatioe	Standard mode				100	PΓ
f _{SCL}	Clock frequency						kHz
		Fast mode		4.7		400	
t_{LOW}	Clock low period	Standard mode		4.7			μs

ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 3.3 V, V_{CORE} = 1.1 V, V_{IO1} = 1.7 V, V_{IO2} = 1.8 $V^{(1)}$, AV_{DD} = 8.4 V, V_{GH} = 24 V, T_A = -40°C to 85°C. Typical values are at 25°C (unless otherwise noted).

	PARAMETER	TEST CONDITIONS	MIN TYF	P MAX	UNIT
	0	Standard mode	4		
t _{HIGH}	Clock high period	Fast mode	0.6		μs
	Bus free time between a STOP and a	Standard mode	4.7		
t _{BUF}	START condition	Fast mode	1.3		μs
	Hold time for a repeated START	Standard mode	4		
t _{hd:STA}	condition	Fast mode	0.6		μs
	Set-up time for a repeated START	Standard mode	4		
t _{su:STA}	condition	Fast mode	0.6		μs
	B	Standard mode	250		
t _{su:DAT}	Data set-up time	Fast mode	100		ns
	5	Standard mode	0.05	3.45	
t _{hd:DAT}	Data hold time	Fast mode	0.05	0.9	μs
	Rise time of SCL after a repeated	Standard mode	20 + 0.1C _B	1000	
t _{RCL1}	START condition and after an ACK bit	Fast mode	20 + 0.1C _B	1000	ns
t _{RCL}		Standard mode	20 + 0.1C _B	1000	
	Rise time of SCL	Fast mode	20 + 0.1C _B	300	ns
		Standard mode	20 + 0.1C _B	300	
t _{FCL}	Fall time of SCL	Fast mode	20 + 0.1C _B	300	ns
		Standard mode	20 + 0.1C _B	1000	
t _{RDA}	Rise time of SDA	Fast mode	20 + 0.1C _B	300	ns
		Standard mode	20 + 0.1C _B	300	
t _{FDA}	Fall time of SDA	Fast mode	20 + 0.1C _B	300	ns
		Standard mode	4		
t _{su:STO}	Set-up time for STOP condition	Fast mode	0.6		μs
		Standard mode		400	
C _B	Capacitive load on SDA and SCL	Fast mode		400	pF
EEPROM	1				1
N _{WRITE}	Number of write cycles		1000		
t _{WRITE}	Write time			100	ms
	Data retention	Storage temperature = 150°C	100		1000 hrs
THERMA	L SHUTDOWN		l .		<u>I</u>
T _{SD} ⁽⁴⁾					


⁽⁴⁾ Once triggered, thermal shutdown will remain in the shutdown state until the device is powered down.


SLVSC21 - OCTOBER 2013 www.ti.com



Terminal Description

Pin Assignment 3.1





TOP VIEW

BOTTOM VIEW

3.2 **Pin Assignment**

Table 3-1. PIN DESCRIPTIONS

PIN			
NAME	NO.	I/O	DESCRIPTION
GND	A1	Р	Ground
SW2	A2	0	Buck converter 1 (V _{CORE}) switch pin
VIN	A3	Р	Supply voltage
SW3	A4	0	Buck converter 2 (V _{IO1}) switch pin
GND	A5	Р	Ground
GND	A7	Р	Ground
VIO2	A6	0	Linear regulator (V _{IO2}) output and output sense
VCORE	B1	I	Buck converter 1 (V _{CORE}) output sense
TCOMP	B2	I	Boost converter 2 (V _{GH}) thermistor network connection
VIN	В3	Р	Supply voltage
XAO	B4	0	Panel discharge
RST	B5	0	System reset
VIO1	В6	I	Buck converter 2 (V_{IO1}) output sense. (Internally connected as supply voltage for LDO regulator.)
AVDD	В7	I	Boost converter 1 (AV _{DD}) output sense. (Internally connected as supply voltage for programmable gamma correction.)
FLK	C1	I	Gate voltage shaping flicker clock
GND	C2	Р	Ground
OUTL	C3	0	Gamma correction

8

Table 3-1. PIN DESCRIPTIONS (continued)

Р	IN		, ,
NAME	NO.	I/O	DESCRIPTION
OUTI	C4	0	Gamma correction
OUTE	C5	0	Gamma correction
OUTA	C6	0	Gamma correction
RSET	C7	0	Reference current-setting resistor connection
RE	D1	0	Gate voltage shaping discharge resistor connection
SDA	D2	I/O	I ² C serial data
OUTM	D3	0	Gamma correction
OUTJ	D4	0	Gamma correction
OUTF	D5	0	Gamma correction
OUTB	D6	0	Gamma correction
POS1	D7	I	V _{COM} 1 non-inverting input
VGHM	E1	0	Gate voltage shaping output
SCL	E2	I/O	I ² C serial clock
OUTN	E3	0	Gamma correction
OUTK	E4	0	Gamma correction
OUTG	E5	0	Gamma correction
OUTC	E6	0	Gamma correction
POS2	E7	I	V _{COM2} non-inverting input.
VGH	F1	1	Boost converter 2 (V_{GH}) output sense. (Internally connected as supply voltage for the gate voltage shaping.)
COMP	F2	0	Boost converter 1 (AV _{DD}) compensation network connection
WP	F3	I	EEPROM write protect
AVDD	F4	I	V _{COM1} and V _{COM2} supply voltage
OUTH	F5	0	Gamma correction
OUTD	F6	0	Gamma correction
NEG1	F7	I	V _{COM1} inverting input
GND	G1	Р	Ground.
EN	G2	I	Boost converter 1 (AV _{DD}) enable
GND	G3	Р	Ground.
SW1	G4	0	Boost converter 1 (AV _{DD}) switch pin
AVDD	G5	0	Boost converter 1 (AV _{DD}) rectifier output
OUT1	G6	0	V _{COM1} output
GND	G7	Р	Ground.
SW4	H1	0	Boost converter 2 (V _{GH}) switch pin
GND	H2	Р	Ground
GND	H3	Р	Ground
SW1	H4	0	Boost converter 1 (AV _{DD}) switch pin
AVDD	H5	0	Boost converter 1 (AV _{DD}) rectifier output
OUT2	H6	0	V _{COM2} output
NEG2	H7	I	V _{COM2} inverting input



4 Typical Characteristics

4.1 Table of Graphs

FUNCTIONAL BLOCK	PARAMETER	TEST CONDITIONS		FIGURE
Boost Converter 1 (AV _{DD})	Efficiency	AV _{DD} = 7 V, 8.4 V, 9.4 V, 10.1 V, I _{AVDD} = 1 mA to 500 mA	V _{IN} = 3.3 V	Figure 4-1
			V _{IN} = 5 V	Figure 4-2
	Line Regulation	$V_{IN} = 2.6 \text{ V to } 6 \text{ V}, \text{ AV}_{DD} = 8.4 \text{ V}, \text{ I}_{AVDD} = 100 \text{ mA}$	•	Figure 4-3
	Load Regulation	V _{IN} = 3.3 V, 5 V, AV _{DD} = 8.4 V, I _{AVDD} = 1 mA to 500 mA		Figure 4-4
	Line Transient Response	e V _{IN} = 3 V to 4.8 V (dV/dt = 7.5 V/ms), AV _{DD} = 8.4 V	R _L = 82 Ω	Figure 4-5
			R _L = 33 Ω	Figure 4-6
	Load Transient Response	AV _{DD} = 8.4 V, I _{AVDD} = 20 mA – 200 mA	V _{IN} = 3.3 V	Figure 4-7
			V _{IN} = 5 V	Figure 4-8
	Output Voltage Ripple	$AV_{DD} = 8.4 \text{ V}, R_L = 82 \Omega$	$V_{IN} = 3.3 \text{ V}$	Figure 4-9
			V _{IN} = 5 V	Figure 4-10
	Switching Waveforms	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 8.4 \text{ V}$	$R_L = 820 \Omega$	Figure 4-11
			$R_L = 82 \Omega$	Figure 4-12
	Switching Frequency	$V_{IN} = 2.6 \text{ V to } 6 \text{ V}, \text{ AV}_{DD} = 7 \text{ V}, 8.4 \text{ V}, 10.1 \text{ V}$	$R_L = 82 \Omega$	Figure 4-13
Buck Converter 1 (V_{CORE})	Efficiency	V _{CORE} = 1 V, 1.1 V, 1.2 V, 1.3 V, I _{CORE} = 1 mA to 500 mA	$V_{IN} = 3.4 \text{ V}$	Figure 4-14
			V _{IN} = 5 V	Figure 4-15
	Line Regulation	V_{IN} = 2.6 V to 6 V, V_{CORE} = 1.1 V, I_{CORE} = 300 mA		Figure 4-16
	Load Regulation	V _{IN} = 3.4 V, 5 V, V _{CORE} = 1.1 V, I _{CORE} = 1 mA to 500 mA		Figure 4-17
	Line Transient Response	V_{IN} = 3 V to 4.8 V (dV/dt = 7.5 V/ms), V_{CORE} = 1.1 V, Load = 3.9 Ω		Figure 4-18
	Load Transient Response	V _{CORE} = 1.1 V, I _{CORE} = 50 mA - 200 mA	V _{IN} = 3.3 V	Figure 4-19
			V _{IN} = 5 V	Figure 4-20
	Output Voltage Ripple	$V_{CORE} = 1.1 \text{ V}, R_L = 3.9 \Omega$	$V_{IN} = 3.3 \text{ V}$	Figure 4-21
			$V_{IN} = 5 V$	Figure 4-22
	Switching Waveforms	$V_{IN} = 3.3 \text{ V}, V_{CORE} = 1.1 \text{ V}$	$R_L = 120 \Omega$	Figure 4-23
			$R_L = 3.9 \Omega$	Figure 4-24
	Switching Frequency	V_{IN} = 2.6 V to 6 V, V_{CORE} = 1.1 V	$R_L = 12 \Omega$	Figure 4-25
Buck Converter 2 (V _{IO1})	Efficiency	V_{IO1} = 1.7 V, 1.8 V, 2.5 V, I_{IO1} = 1 mA to 500 mA	$V_{IN} = 3.3 \text{ V}$	Figure 4-26
			$V_{IN} = 5 V$	Figure 4-27
	Line Regulation	$V_{IN} = 2.6 \text{ V to } 6 \text{ V}, V_{IO1} = 1.7 \text{ V}, I_{IO1} = 100 \text{ mA}$		Figure 4-28
	Load Regulation	$V_{IN} = 3.4 \text{ V}, 5 \text{ V}, V_{IO1} = 1.7 \text{ V}, I_{IO1} = 1 \text{ mA to } 500 \text{ mA}$		Figure 4-29
	Line Transient Response	$V_{IN} = 3 \text{ V to } 4.8 \text{ V (dV/dt} = 7.5 \text{ V/ms)}, V_{IO1} = 1.7 \text{ V}, R_L = 27 \text{ C}$	Ω	Figure 4-30
	Load Transient Response	V _{IO1} = 1.7 V, I _{IO1} = 50 mA - 100 mA	$V_{IN} = 3.3 \text{ V}$	Figure 4-31
			$V_{IN} = 5 V$	Figure 4-32
	Output Voltage Ripple	$V_{IO1} = 1.7 \text{ V}, R_L = 27 \Omega$	$V_{IN} = 3.3 \text{ V}$	Figure 4-33
			$V_{IN} = 5 V$	Figure 4-34
	Switching Waveforms	V _{IN} = 3.3 V, V _{IO1} = 1.7 V	$R_L = 270 \Omega$	Figure 4-35
			$R_L = 27 \Omega$	Figure 4-35
	Switching Frequency	$V_{IN} = 2.6 \text{ V to } 6 \text{ V}, V_{IO1} = 1.7 \text{ V}$	$R_L = 27 \Omega$	Figure 4-35
LDO Regulator (V _{IO2})	Load Regulation	$V_{IO1} = 2.5 \text{ V}, V_{IO2} = 1.8 \text{ V}, I_{IO2} = 1 \text{ mA to } 100 \text{ mA}$		Figure 4-38
	Line Transient Response	$V_{IN} = 3 \text{ V to } 4.8 \text{ V (dV/dt} = 7.5 \text{ V/ms)}, V_{IO1} = 2.5 \text{ V}, V_{IO2} = 1.8 \text{ V/ms}$	$8 \text{ V, R}_{L} = 27 \Omega$	Figure 4-39
	Load Transient Response	$V_{IN} = 3.3 \text{ V}, V_{IO1} = 2.5 \text{ V}, V_{IO2} = 1.8 \text{ V}, I_{IO2} = 50 \text{ mA} - 100 \text{ mA}$		Figure 4-40
	Output Voltage Ripple	V_{IN} = 3.3 V, V_{IO1} = 2.5 V, V_{IO2} = 1.8 V, R_L = 27 Ω		Figure 4-41



FUNCTIONAL BLOCK	PARAMETER	TEST CONDITIONS		FIGURE
Boost Converter 2 (V _{GH})	Efficiency	V _{IN} = 3.7 V, AV _{DD} = 8.4 V, V _{GH} = 16 V, 24 V, 31 V		Figure 4-42
	Line Regulation	V _{IN} = 3.7 V, AV _{DD} = 7 V to 10.1 V, V _{GH} = 24 V, I _{GH} = 10 mA		Figure 4-43
	Load Regulation	V _{IN} = 3.7 V, AV _{DD} = 8.4 V, V _{GH} = 24 V, I _{GH} = 1 mA to 50 mA		Figure 4-44
	Line Transient Response	V_{IN} = 3 V to 4.8 V (dV/dt = 7.5 V/ms), AV $_{\text{DD}}$ = 8.4 V (R $_{\text{L}}$ = 82 Ω), V $_{\text{GH}}$ = 24 V	$R_L = 4.8 \text{ k}\Omega$	Figure 4-45
			$R_L = 1.2 \text{ k}\Omega$	Figure 4-46
	Load Transient Response	$V_{IN} = 3.3 V \text{ V}, \text{ AV}_{DD} = 8.4 \text{ V} \text{ (R}_{L} = 82 \Omega), V_{GH} = 24 \text{ V}$	I _{GH} = 5 mA - 10 mA	Figure 4-47
			I _{GH} = 10 mA - 30 mA	Figure 4-48
	Output Voltage Ripple	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 8.4 \text{ V} (R_L = 82 \Omega), V_{GH} = 24 \text{ V}$	$R_L = 4.8 \text{ k}\Omega$	Figure 4-49
			$R_L = 1.2 \text{ k}\Omega$	Figure 4-50
	Switching Waveforms	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 8.4 \text{ V}(R_L = 82 \Omega), V_{GH} = 24 \text{ V}$	$R_L = 4.8 \text{ k}\Omega$	Figure 4-51
			$R_L = 1.2 \text{ k}\Omega$	Figure 4-52
	Switching Frequency	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 7 \text{ V}, 8.4 \text{ V}, 10.1 \text{ V}, V_{GH} = 16 \text{ V} \text{ to } 31 \text{ V}$		Figure 4-53
Power-Up Behavior	$V_{IN}, V_{IO1}, V_{IO2}, V_{CORE}$	$\rm V_{IN} = 3.3~V, t_{SS1} = 0.5~ms, V_{IO1} = 2.5~V, V_{IO2} = 1.8~V, V_{CORE} = 1.1~V$	$R_L = 3.9 \Omega$	Figure 4-54
	EN, AV _{DD} , V _{GH}	V_{IN} = 3.3 V, t_{SS2} = 4 ms, AV_{DD} = 8.1 V (RL = 33 $\Omega),$ V_{GH} = 24 V (RL = 1.2 k $\Omega)$	$t_{DLY1} = 0 \text{ ms}$	Figure 4-55
			$t_{DLY1} = 10 \text{ ms}$	Figure 4-56
	$\overline{\rm XAO},{\rm AV_{DD}},{\rm V_{GH}},{\rm V_{GHM}}$	V_{IN} = 3.3 V, AV_{DD} = 8.1 V (R $_{L}$ = 33 $\Omega),$ V_{GH} = 24 V (R $_{L}$ = 1.2 k $\Omega),$ GIP = 0	$t_{DLY6} = 0 \text{ ms}$	Figure 4-57
			$t_{DLY6} = 10 \text{ ms}$	Figure 4-58
	\overline{XAO} , AV_{DD} , V_{GH} , V_{GHM}	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 8.1 \text{ V} (R_L = 33 \Omega), V_{GH} = 24 \text{ V} (R_L = 1.2 \Omega)$	$t_{DLY6} = 0 \text{ ms}$	Figure 4-49
		$k\Omega$), GIP = 1	$t_{DLY6} = 10 \text{ ms}$	Figure 4-60
	AV_{DD} , V_{GH} , V_{COM} , V_{GAMA}	$V_{IN} = 3.3 \text{ V}, \text{ AV}_{DD} = 8.1 \text{ V}, \text{ V}_{GH} = 24 \text{ V}, \text{ V}_{COM} = 4.05 \text{ V}, \text{ V}_{GAMA} = 4.05 \text{ V}$	= 4.05 V	Figure 4-61
Power-Down Behavior	RST, V _{IO1} , V _{IO2} , V _{CORE}	V _{DET} = 2.5 V	$R_{MODE} = 0$	Figure 4-62
			R _{MODE} = 1	Figure 4-63
	V_{IN} , \overline{XAO} , AV_{DD} , V_{GHM}	GIP = 0		Figure 4-64
	AV_DD,V_GH,V_COM,V_GAMA		SMODE = 0	Figure 4-65
			SMODE = 1	Figure 4-66
Gate Voltage Shaping	FLK, V _{GHM}	V_{IN} = 3.3 V, R_E = 1 k Ω , C_L = 10 nF, AV_{DD} = 8.4 V (R_L = 33 Ω), V_{GH} = 24 V (R_L = 1.2 k Ω)		Figure 4-67
Op-Amp	Large-Signal Response	$AV_{DD} = 8.4 \text{ V}, V_{POS} = 3.8 \text{ V} \pm 0.5 \text{ V}$		Figure 4-68
	Small-Signal Bandwidth	$AV_{DD} = 8.4 \text{ V}, V_{POS} = 4 \text{ V} + 65 \text{ mV}_{PP}, A_{V} = +1, R_{F} = 0 \Omega$		Figure 4-69
	Gain Bandwidth	$AV_{DD} = 8.4 \text{ V}, V_{POS} = 4 \text{ V} + 65 \text{ mV}_{PP}, A_{V} = +1, R_{F} = 0 \Omega$		Figure 4-70
	Peak Output Current	V_{IN} = 3.3 V, AV_{DD} = 8.4 V, R_L = 2 k Ω to AV_{DD} / 2, C_L = 1 μF		Figure 4-71
	Line Transient Response	V_{IN} = 3 V to 4.8 V (dV/dt = 7.5 V/ms), AV_{DD} = 8.4 V, V_{COM} = 4 V, R_L = ∞		Figure 4-72
	Output Voltage Ripple and Noise	$V_{\text{IN}} = 3.3 \text{ V, } \text{AV}_{\text{DD}} = 8.4 \text{ V } (\text{R}_{\text{L}} = 82 \Omega), \text{ V}_{\text{COM}} = 4 \text{ V, R}_{\text{L}} = \infty$		Figure 4-73
Programmable Gamma	Dynamic Response	$AV_{DD} = 8.4 \text{ V}, R_L = 909 \text{ k}, C_L = 55 \text{ pF}$	GAMA = 0x0ff to 0x2ff	Figure 4-74
			GAMA = 0x2ff to 0x0ff	Figure 4-75
	Line Transient Response	V_{IN} = 3 V to 4.8 V (dV/dt = 7.5 V/ms), AV _{DD} = 8.4 V (R _L = 82 Ω)	GAMA = 0x0ff	Figure 4-76
			GAMA = 0x1ff	Figure 4-77
			1	
			GAMA = 0x2ff	Figure 4-78






Figure 4-1.




Figure 4-3.




Figure 4-5.




Figure 4-2.




Figure 4-4.




Figure 4-6.




Figure 4-7.




Figure 4-8.




Figure 4-9.




Figure 4-10.




Figure 4-11.






Figure 4-12.





100 90 80 70 60 50 40 30 20 VCORE = 1.1 V 10 VCORE = 1.2 V L=Toko 1269AS-H-2R2M VCORE = 1.3 V 0 0 50 100 150 200 250 300 350 400 450 500 I_{CORE} - Output Current - mA

Figure 4-14.









Figure 4-16.

Buck Converter 1 — Line Transient Response






Figure 4-18.




Figure 4-19.




Figure 4-20.




Figure 4-21.




Figure 4-22.




Figure 4-23.




Figure 4-24.






Figure 4-25.




Figure 4-27.




Figure 4-29.




Figure 4-26.




Figure 4-28.




Figure 4-30.




Figure 4-31.




Figure 4-32.




Figure 4-33.




Figure 4-34.




Figure 4-35.





Figure 4-36.










Figure 4-38.




Figure 4-39.




Figure 4-40.




Figure 4-41.





Figure 4-42.







Figure 4-44.







Figure 4-45.

Figure 4-46.






Figure 4-47.

Figure 4-48.

SLVSC21 – OCTOBER 2013 www.ti.com






Figure 4-49.




Figure 4-51.




Figure 4-53.




Figure 4-50.




Figure 4-52.






Figure 4-54.

Trig?

www.ti.com SLVSC21 – OCTOBER 2013






Power-Up Sequencing

EN, AV_{DD}, V_{GH} ($t_{DLY1} = 10 \text{ ms}$)

Figure 4-55.

Figure 4-56.







Figure 4-57.

Figure 4-58.







Figure 4-59.

Figure 4-60.









Figure 4-61.

Figure 4-62.







Figure 4-63.

Figure 4-64.







Figure 4-65.

Figure 4-66.



SLVSC21 - OCTOBER 2013 www.ti.com







Figure 4-67.






Figure 4-69.




Figure 4-71.





Figure 4-68.

VCOM Buffer — Gain-Bandwidth Product



VCOM Buffer — Line Transient Response




Figure 4-72.

SLVSC21 – OCTOBER 2013 www.ti.com






Figure 4-73.




Figure 4-75.




Figure 4-77.




Figure 4-74.




Figure 4-76.




Figure 4-78.



SLVSC21 - OCTOBER 2013 www.ti.com




Figure 4-79.

SLVSC21 – OCTOBER 2013 www.ti.com

TEXAS INSTRUMENTS

5 Detailed Description

Figure 5-1 shows an internal block diagram of the TPS65642A device.




Figure 5-1. Internal Block Diagram

5.1 BOOST CONVERTER 1 (AVDD)

Boost converter 1 is synchronous and uses a virtual current mode topology that:

- Achieves high efficiencies
- Allows the converter to work in continuous-conduction mode under all operating conditions, which simplifies compensation
- Provides a better drive signal for the negative charge pump connected to the switch node (because the converter always runs in continuous-conduction mode, even at low output currents)
- Provides true input-output isolation when the boost converter is disabled




Figure 5-2. Boost Converter 1 Internal Block Diagram

5.1.1 Switching Frequency (Boost Converter 1)

The nominal switching frequency of boost converter 1 can be programmed to 750 kHz or 1200 kHz using the FREQ bit in the MISC register. The factory default value is 1200 kHz.

5.1.2 Compensation (Boost Converter 1)

Boost converter 1 uses an external compensation network connected to the COMP pin to stabilize its feedback loop. A simple series R-C network connected between the COMP pin and ground is sufficient to achieve good performance, in effect, stable and with good transient response. Good starting values, which will work for most applications, are 100 k Ω and 1 nF for 1200 MHz AV_{DD} switching frequency and 56 k Ω and 1.5 nF for 750 kHz AV_{DD} switching frequency.

In some applications (for example, those using electrolytic output capacitors), it may be necessary to include a second compensation capacitor between the COMP pin and ground. This has the effect of adding an additional pole in the frequency response of the feedback loop, which cancels the zero introduced by the ESR of the output capacitor.



The COMP pin is directly connected to the input current comparator of the converter, which means that any noise present on this pin can directly affect converter operation. In practical applications the most likely source of noise is the switch pin on the converter, and for proper operation it is essential that the stray capacitance between the SW1 and the COMP pins is minimized. This can be ensured using good PCB layout practices, namely:

- Locating the compensation components close to the COMP pin
- Removing the GND plane from underneath the SW1 PCB tracks (to prevent this high dV/dt signal from inducing currents locally in the GND plane)
- Connecting the ground side of the compensation components to a noise-free GND location, in effect, away from noisy power ground signals

NOTE

For the most robust operation TI recommends to ensure that the parasitic capacitance between the SW1 and COMP is below 0.1 pF.

5.1.3 Power Up (Boost Converter 1)

Boost converter 1 starts t_{DLY1} milliseconds after EN or RST goes high, whichever occurs later. Delay time t_{DLY1} can be programmed from 0 ms to 70 ms using the DLY1 register. Once asserted, the EN signal must remain high to ensure normal device operation. Once disabled (EN = 0), boost converter 1 remains disabled until the device is powered down (even if EN is re-asserted).

To minimize inrush current during start-up, boost converter 1 ramps its output voltage in t_{SS2} milliseconds. Start-up time t_{SS2} can be programmed from 4 ms to 7.5 ms using the SS2 register. Longer soft-start times generate lower inrush currents.

The same ramp rate is also used for boost converter 2 - changing the SS2 register affects both boost converters.

The soft-start function is not implemented if the output voltage of boost converter 1 is re-programmed during operation. During normal operation (when AVDD remains constant) the non-implementation of softstart is not a problem, however, it may cause problems during production if AV_{DD} is changed while the converter is enabled. Problems can occur under such conditions because, without a soft-start, the converter draws a high inrush current when the output voltage of the converter is changed. If the converter is supplied from a high-impedance source, this inrush current can, under certain circumstances, pull V_{IN} below the UVLO threshold, disabling the IC and interrupting the writing of the configuration parameters. Use one or more of the following recommendations to ensure trouble-free configuration during production:

- Program the configuration parameters before the IC is soldered to the PCB
- Supply the PCB with a voltage high enough to ensure that the voltage on the VIN pin remains above the UVLO threshold when the value of AV_{DD} is changed
- Ensure that the supply impedance is low enough to ensure that the voltage on the VIN pin remains above the UVLO threshold when the value of AV_{DD} is changed
- Disable boost converter 1 while the value of AV_{DD} is changed

5.1.4 Power Down (Boost Converter 1)

Boost converter 1 is disabled when EN = 0 or $V_{IN} < V_{UVLO}$. When disabled, boost converter 1 actively discharges AV_{DD} by turning on Q2. The active discharge feature is disabled by setting SMODE = 1 in the CONFIG register. Once disabled (EN = 0), boost converter 1 remains disabled until the device powers down (even if EN is re-asserted).

5.1.5 Isolation (Boost Converter 1)

The synchronous topology of boost converter 1 ensures that AV_{DD} is fully isolated from V_{IN} when the converter is disabled.

> Submit Documentation Feedback Product Folder Links: TPS65642A

5.1.6 Output Voltage (Boost Converter 1)

The output voltage of boost converter 1 can be programmed from 7 V to 10.1 V in 100 mV steps using the AVDD register. The factory default setting is 8.4 V.

5.1.7 Input Supply Characteristics

Boost converter 1 exhibits a fast response with excellent line transient performance. Its fast reaction to changes in input voltage means that excessive input impedance can cause the converter to become unstable. This can happen, for example, if V_{IN} is supplied via an excessively long cable, in which case the parasitic inductance of the cable forms a resonant circuit with the input capacitance of the IC. The following guidelines help avoid such problems and ensure proper operation:

- Minimize supply cable inductance
- · Minimize supply cable resistance
- Maximize input capacitance
- Avoid using ceramic types for the bulk input capacitance
 - Capacitors with higher ESR help to damp any tendency to ring on the part of the input cable

5.2 BUCK CONVERTER 1 (V_{CORE})

Buck converter 1 is synchronous and uses a constant off-time topology that offers high efficiency, fast transient response, and constant ripple-current amplitude under all operating conditions. The output voltage V_{CORE} can be programmed by the user. The off-time of the converter is inversely proportional to the output voltage, and therefore is constant when the converter is in regulation. Thus, for a given V_{IN} , the converter operates at a constant frequency that changes temporarily when the converter reacts to load changes.




Figure 5-3. Buck Converter 1 Block Diagram

5.2.1 Output Voltage (Buck Converter 1)

The output voltage of buck converter 1 can be programmed from 1 V to 1.3 V in 100 mV steps. The factory default setting is 1.1 V.



5.2.2 Power Up (Buck Converter 1)

Buck converter 1 starts as soon as $V_{\text{IN}} > V_{\text{UVLO}}$ (the same time buck converter 2 and LDO regulator starts).

To minimize inrush current during start-up, buck converter 1 ramps V_{CORE} from zero to the final value in t_{SS1} milliseconds. Soft-start time t_{SS1} can be programmed from 0.5 ms to 4 ms using the SS1 register.

The same ramp rate is used for buck converter 2 and the linear regulator. Changing SS1 affects all three regulators.

5.2.3 Power Down (Buck Converter 1)

Buck converter 1 is disabled when V_{IN}< V_{UVLO}. The output of buck converter 1 is not actively discharged.

5.3 **BUCK CONVERTER 2 (VIO1)**

Buck converter 2 is a low-power synchronous-buck converter that in typical applications generates the I/O supply voltage for the timing controller and source drivers. Buck converter 2 is essentially the same as buck converter 1: the output voltage V_{IO1} can be programmed by the user, but the output is actively discharged during power-down.




Figure 5-4. Buck Converter 2 Internal Block Diagram

5.3.1 Output Voltage (Buck Converter 2)

The output voltage of buck converter 2 can be programmed to 1.7 V, 1.8 V, or 2.5 V using the VIO register. The factory default setting is 1.7 V. When $V_{101} = 1.7$ V or 1.8 V, the LDO regulator is disabled.

5.3.2 Power-Up (Buck Converter 2)

Buck converter 2 starts as soon as V_{IN} > V_{UVLO} (the same time buck converter 1 and LDO regulator starts), and implements the same voltage ramping as buck converter 1.

5.3.3 Power-Down (Buck Converter 2)

Buck converter 2 is disabled and actively discharges its output when V_{IN} < V_{UVLO}.

30

5.4 LDO REGULATOR (V₁₀₂)

In applications in which the timing controller and source drivers use different I/O voltages, the low-dropout (LDO) regulator can be used to generate the lower I/O supply voltage V_{IO2} . The LDO regulator is supplied from the VIO1 pin, which is the output of buck converter 2.




Figure 5-5. Linear Regulator Block Diagram

5.4.1 Output Voltage (LDO Regulator)

When $V_{IO1} = 2.5$ V, the output voltage of the LDO regulator can be programmed to 1.7 V or 1.8 V using the VIO register. When $V_{IO1} = 1.7$ V or 1.8 V, the LDO regulator is disabled (factory default setting). Once the device is powered up, the EN signal must remain high, to ensure reliable LDO programming.

5.4.2 Power-Up (LDO Regulator)

At power up, the LDO regulator starts as soon as $V_{IN} > V_{UVLO}$ (the same time buck converter 1 and buck converter 2 starts). The LDO regulator ramps the output linearly from zero to V_{IO2} in t_{SS1} milliseconds. Soft-start time t_{SS1} can be programmed from 0.5 ms to 4 ms using the SS1 register.

The same ramp rate is used for both buck converters and the LDO regulator. Changing the SS1 register affects all three regulators.

When the LDO is turned on or turned off during normal device operation (that is: programming V_{IO1} from 1.7 V to 2.5 V or vice versa), the ramp or discharge characteristic is defined by the load connected to the LDO.

5.4.3 Power-Down (LDO Regulator)

The LDO regulator is supplied from the VIO1 pin, which is actively discharged during power-down. The output of the LDO regulator therefore discharges through the body diode of transistor Q1 as long as VIO2 is high enough to forward bias the body diode. Thereafter, V_{IO2} continues to discharge through the load connected to it.



5.5 BOOST CONVERTER 2 (V_{GH})

Boost converter 2 is non-synchronous, and uses a constant off-time topology. The switching frequency of the converter is not constant, but automatically adjusts for best performance according to V_{IN} and V_{GH} . Boost converter 2 uses peak current control and is designed to operate permanently in discontinuous-conduction mode (DCM), thereby allowing the internal compensation circuit to achieve stable operation over a wide range of output voltages and currents, such as when temperature compensation is used.

Figure 5-6 shows a simplified block diagram of boost converter 2.




Figure 5-6. Boost Converter 2 Block Diagram

Boost converter 2 can be temperature compensated, allowing the output voltage to transition from a higher voltage at low temperatures $V_{GH(COLD)}$ to a lower voltage at high temperatures $V_{GH(HOT)}$ (see Figure 5-7 and Figure 5-8). The values of $V_{GH(HOT)}$ and $V_{GH(COLD)}$ are programmed using the VGHHOT and VGHCOLD registers. The values of T_{HOT} and T_{COLD} are programmed by selecting the appropriate resistor values for the thermistor network connected to the TCOMP pin.




Figure 5-7. Boost Converter 2 Temperature Compensation Characteristic






Figure 5-8. Boost Converter 2 Temperature Compensation Block Diagram

With proper selection of the external components R_{T1} , R_{T2} and R_{NTC} , temperatures T_{HOT} and T_{COLD} can be configured to suit the characteristics of each display. A Microsoft Excel[®] spreadsheet allowing easy calculation of component values is available from Texas Instruments free of charge.

5.5.1 Power-Up (Boost Converter 2)

When AV_{DD} is finished ramping up, boost converter 2 enables. To minimize inrush current during start-up, boost converter 2 ramps V_{GH} linearly to the programmed value in t_{SS2} seconds. Soft-start time t_{SS2} can be programmed from 4 ms to 7.5 ms using the SS2 register. The same ramp rate is also used for boost converter 1. Changing SS2 affects both boost converters.

5.5.2 Power-Down (Boost Converter 2)

Boost converter 2 is disabled when EN = 0 or $V_{IN} < V_{UVLO}$. The output of the converter is not actively discharged when the converter is disabled. Once disabled (EN = 0), boost converter 2 remains disabled until the device is powered down (even if EN is re-asserted).

5.5.3 Setting the Output Voltage (Boost Converter 2)

The output voltage of boost converter 2 at cold temperatures can be programmed from 25 V to 40 V ⁽¹⁾ using the VGHCOLD register. The output voltage of boost converter 2 at hot temperatures can be programmed from 16 V to 31 V using the VGHHOT register.

In applications that do not require temperature compensation, the TCOMP pin must be tied to ground and the VGHHOT register must set the voltage of V_{GH} .

See Figure 5-8 and note that between V_{GHHOT} and V_{GHCOLD} , the output voltage of boost converter 2 is given by Equation 1.

$$V_{GH} = 28 \times \left(V_{DAC2} + 3 \times \left(V_{TCOMP} - V_{DAC2}\right)\right) \tag{1}$$

Equation 1 calculates the voltage required on the TCOMP pin at temperatures T_{HOT} and T_{COLD}.

$$V_{TCOMPHOT} = \frac{V_{GHHOT}}{28}$$
 (2)

$$V_{\text{TCOMPCOLD}} = \frac{2 \times V_{\text{GHHOT}} + V_{\text{GHCOLD}}}{84}$$
(3)

(1) Output voltages greater than 36 V require an external cascode transistor.

SLVSC21 – OCTOBER 2013 www.ti.com

INSTRUMENTS

(4)

Equation 4 calculates the appropriate value for R_{T2}

$$R_{T2} = \frac{-b \pm \sqrt{b^2 - 4ac}}{2a}$$

where

$$a = R_{NTCCOLD} - R_{NTCHOT} - \frac{V_{TCOMPCOLD} - V_{TCOMPHOT}}{I_{SET}}$$

$$b = \left(R_{NTCCOLD} + R_{NTCHOT}\right) \times \left(\frac{V_{TCOMPCOLD} - V_{TCOMPHOT}}{I_{SET}}\right)$$

$$c = \left(R_{NTCCOLD} \times R_{NTCHOT}\right) \times \left(\frac{V_{TCOMPCOLD} - V_{TCOMPHOT}}{I_{SET}}\right)$$

- R_{NTCCOLD} is the resistance of the thermistor at temperature T_{COLD}
- R_{NTCHOT} is the resistance of the thermistor at temperature T_{HOT}

Once the value of R_{T2} has been calculated, use Equation 5 to calculate the appropriate value of R_{T1}.

$$R_{RT1} = \times \left(\frac{V_{TCOMPCOLD}}{I_{SET}}\right) - \left(\frac{R_{NTCCOLD} \times R_{T2}}{R_{NTCCOLD} + R_{T2}}\right)$$
(5)

5.5.4 Protection (AV_{DD}, V_{CORE} , V_{IO1} , V_{IO2} , V_{GH})

Each voltage regulator is protected against short-circuits and undervoltage conditions. An undervoltage condition is detected if a regulator output falls below 70% of the programmed voltage for longer than 50 ms, in which case the IC is disabled. To recover normal operation following an undervoltage condition, the cause of the error condition must be removed and the supply voltage, V_{IN} , must be cycled. A short-circuit condition is detected if a regulator output falls below 30% of its programmed voltage, in which case the IC is disabled immediately. To recover normal operation following a short-circuit condition, the cause of the error must be removed and the supply voltage, V_{IN} , must be cycled.

5.6 RESET GENERATOR

The \overline{RST} pin generates an active-low reset signal for the timing controller. During power up, the reset timer starts when V_{CORE} has finished ramping. The reset pulse duration t_{RESET} can be programmed from 2 ms to 16 ms using the RESET register. The \overline{RST} signal is latched when it goes high and is not taken low again until the device is powered down (even if V_{CORE} temporarily falls out of regulation). The active power-down threshold (V_{UVLO} or V_{DET}) can be selected using the RMODE bit in the CONFIG register.

The \overline{RST} output is an open-drain type that requires an external pullup resistor. Pullup-resistor values in the range 10 k Ω to 100 k Ω are recommended for most applications.

5.7 GATE VOLTAGE SHAPING

The gate-voltage shaping function reduces image sticking in LCD panels by modulating the gate ON voltage (V_{GH}) of the LCD panel. Figure 5-9 shows a block diagram of the gate voltage shaping function and Figure 5-10 shows the typical waveforms during operation.




Figure 5-9. Gate-Voltage Shaping Block Diagram




Figure 5-10. Gate-Voltage Shaping Waveforms

Gate-voltage shaping is controlled by the FLK input. When FLK is high, Q1 is on, Q2 is off, and V_{GHM} is equal to V_{GH} . When FLK is low, Q1 is turned off, Q2 is turned on, and the LCD-panel load connected to the VGHM pin discharges through the external resistor connected to the RE pin. This resistor is typically connected to GND or AV_{DD} .

During power-up Q2 is held permanently on and Q1 permanently off, regardless of the state of the FLK signal, until t_{DLY6} milliseconds after boost converter 2 (V_{GH}) has finished ramping. The value of t_{DLY6} can be programmed from 0 ms to 35 ms using the DLY6 register.

During power-down Q1 is held permanently on and Q2 permanently off, regardless of the state of the FLK signal.

Non-GIP or Non-ASG panels that do not use the gate-voltage shaping function must leave the RE pin floating and connect the FLK pin to GND.



5.8 PANEL RESET / LCD BIAS READY (XAO)

The TPS65642A device provides an output signal through the \overline{XAO} pin that is used to reset a level-shifter or gate-driver IC during power up and power down. The GIP bit in the CONFIG register defines whether the \overline{XAO} pin works in GIP mode or non-GIP mode.

The primary purpose of the \overline{XAO} signal in non-GIP applications is to drive the outputs of the display-panel gate-driver IC high during power down by generating an active-low signal. When the GIP = 0, the \overline{XAO} pin is pulled low whenever $V_{IN} < V_{DET}$. The V_{DET} threshold voltage can be configured using the VDET register.

When the GIP = 1, the \overline{XAO} output is used to delay the start of level-shifter activity during power up. The delay time t_{DLY6} starts when V_{GH} is done ramping up, and can be configured using the DLY6 register.

The \overline{XAO} output is an open-drain type and requires an external pull up, typically in the range 10 k Ω to 100 k Ω .

5.9 PROGRAMMABLE V_{COM} CALIBRATOR

The programmable V_{COM} calibrator uses a digital-to-analog converter (DAC) to generate an offset current I_{DAC} for an external resistor divider connected to AV_{DD} (see Figure 5-11 and Figure 5-12). Higher values of the 7-bit digital word N written to the DAC generate higher I_{DAC} sink currents, and therefore lower V_{COM} voltages.

Figure 5-11 shows the recommended circuit for the most commonly used application, when the LCD panel requires only one V_{COM} supply voltage. The second op-amp is shown wired as a unity-gain buffer with an input tied to GND (the recommended configuration if a second op-amp is not used), however, using a second op-amp for other purposes, such as generating a half-AV_{DD} supply rail, is acceptable.




Figure 5-11. Single-Programmable V_{COM} Supply

The external resistor R_{SET} generates a reference current I_{SET} for the DAC. Since this reference current is also used by the temperature compensation function of boost converter 2, care must be taken to ensure that a suitable value is chosen. For most applications, a value of 24.9 k Ω is recommended, which generates a reference current given by Equation 6.

$$I_{SET} = \frac{V_{REF}}{R_{SFT}}$$

$$I_{SET} = \frac{1.25 \,\text{V}}{24.9 \text{k}\Omega} = 50.2 \,\mu\text{A} \tag{6}$$

The output current I_{DAC} sunk by the DAC is given by Equation 7.

$$I_{DAC} = \frac{(N+1) \times I_{SET}}{128}$$

where

N is the 7-bit word written to the DAC, and ranges from 0 to 127 (7)

Equation 8 and Equation 9 can calculate appropriate values for R3 and R5.

$$R3 = \frac{128 \times \Delta V_{COM} \times AV_{DD}}{I_{SET} \times \left(127 \times V_{COM(MAX)} + \Delta V_{COM}\right)}$$
(8)

$$R5 = \frac{128 \times \Delta V_{COM} \times R3}{\left(127 \times I_{SET} \times R3\right) - \left(128 \times \Delta V_{COM}\right)}$$
(9)

Figure 5-12 shows the recommended connection for the case when two V_{COM} supplies V_{COM1} and V_{COM2} are to be generated.




Figure 5-12. Dual-Programmable V_{COM} Supplies

In Figure 5-12, the voltage V_{COM2} generated by the second op-amp is slightly lower than V_{COM1} . If two identical V_{COM} supplies are required, these can be generated by setting R4 = 0.



Equation 10 through Equation 12 calculate the correct values for R3 through R5 for the case when two (slightly different) V_{COM} voltages are required.

$$R3 = \frac{128 \times \Delta V_{COM} \times AV_{DD}}{I_{SET} \times \left(127 \times V_{COM1(MAX)} + \Delta V_{COM}\right)}$$
(10)

$$R4 = \left(\frac{V_{COM2(MAX)}}{V_{COM1(MAX)}}\right) \times \left(\frac{128 \times \Delta V_{COM} \times R3}{\left(127 \times I_{SET} \times R3\right) - \left(128 \times \Delta V_{COM}\right)}\right)$$
(11)

$$R5 = \left(\frac{V_{COM1(MAX)} - V_{COM2(MAX)}}{V_{COM1(MAX)}}\right) \times \left(\frac{128 \times \Delta V_{COM} \times R3}{\left(127 \times I_{SET} \times R3\right) - \left(128 \times \Delta V_{COM}\right)}\right)$$
(12)

A Microsoft Excel spreadsheet is available free of charge that calculates the values of R3, R4 and R5 — contact a local TI sales representative for a copy.

5.9.1 Operational Amplifier Performance

Like most operation amplifiers (op amps), the V_{COM} op amps are not designed to drive purely capacitive loads, so TI does not recommend to connect a capacitor directly to the outputs of the op amps in an attempt to increase performance; however, the amplifiers are capable of delivering high peak currents that make such capacitors unnecessary.

High-speed op amps such as those in the TPS65642A device require care when using them. The most common problem is when parasitic capacitance at the inverting input creates a pole with the feedback resistor, reducing amplifier stability. Two things can minimize the likelihood of this happening which work by shifting the pole (which can never be completely eliminated) to a frequency outside the bandwidth of the op amp, where it has no effect.

- 1. Reduce the value of the feedback resistor. In applications where no feedback from the panel is used, the feedback resistor can be made zero. In applications where a non-zero feedback resistor has to be used, a small capacitor (10 pF 100 pF) across the feedback resistor will minimize ringing.
- Minimize the parasitic capacitance at the op amp's inverting input. This is achieved by using short PCB traces between the feedback resistor and the inverting input, and by removing ground planes and other copper areas above and below this PCB trace.

5.9.2 Power Up (Programmable VCOM)

The programmable V_{COM} is enabled when $AV_{DD} > \approx 3 \text{ V}$.

5.9.3 Power Down (Programmable VCOM)

The programmable V_{COM} supports two kinds of power-down behavior, and the SMODE bit in the CONFIG register determines which behavior is active (see Figure 5-41 and Figure 5-42).

If SMODE = 0, the active discharge transistor Q1 is permanently disabled; during power-down, V_{COM} tracks AV_{DD} until V_{COM} is too low to support operation. If SMODE = 1, Q1 turns on when $V_{IN} < V_{UVLO}$, actively pulling V_{COM} low.

5.10 PROGRAMMABLE GAMMA-VOLTAGE GENERATOR

The gamma-voltage correction supplies 14 reference voltages that can be used by the system source driver IC to match the LCD-panel luminance characteristics more closely to the response of the human eye.

The gamma-correction voltages can be programmed individually using the I²C interface. During power up, the default gamma voltage for each channel is loaded from EEPROM into the corresponding DAC.

During operation, the output voltages of the DAC can be changed by programming new values via the I²C interface. Values programmed to the DACs but not transferred to EEPROM are lost when power is removed from the device. The next time the device is powered up, the DACs are programmed with whatever values are stored in the EEPROM. The current DAC settings can be transferred to EEPROM (thereby becoming the new default values used during power-up) at any time by sending the appropriate command to the Control Register through the I²C interface.




Figure 5-13. Gamma Correction Block Diagram

The output stages of the gamma correction block are capable of extending close to the supply rails (AV_{DD} and ground); however, they can only achieve this rail-to-rail performance with the specified accuracy if the outputs are lightly loaded. The gamma reference outputs are only intended to drive high impedance loads such as those presented by a gamma buffer or a high impedance source driver input.

The output voltage V_{GAM} of each channel is given by:

$$V_{\text{GAM}} = \frac{N}{1024} \cdot AV_{\text{DD}}$$

where

N is the 10-bit digital word programmed to the gamma register and ranges from 0 to 1023
 (13)

Any non-used output can be left open and, to save power, must be programmed to the maximum voltage (approximately 180-µA saving per output).

5.11 CONFIGURATION

The TPS65642A device divides the configuration parameters into two categories:

- 1. V_{COM}
- 2. all other configuration parameters

In typical applications, all configuration parameters except V_{COM} are programmed by the subcontractor during PCB assembly, and V_{COM} is programmed by the display manufacturer during display calibration.

5.11.1 RAM, EEPROM, and Write Protect

Configuration parameters are changed by writing the desired values to the appropriate RAM register(s). The RAM registers are volatile and their contents are lost when power is removed from the device. By writing to the Control Register, storing the active configuration in non-volatile EEPROM is possible; during power up, the contents of the EEPROM are copied into the RAM registers and used to configure the device.

Product Folder Links: TPS65642A



An active-high Write Protect (WP) pin prevents the configuration parameters from being changed by accident. This pin is internally pulled high and must be actively pulled low to access to the EEPROM or RAM registers. Note that the WP pin disables all I²C traffic to and from the TPS65642A device, and must also be pulled low during read operations. This is to ensure that noise present on the I²C lines does not erroneously overwrite the active configuration stored in RAM (which would not be protected by a simple EEPROM write-protect scheme).

5.11.2 Configuration Parameters (Excluding VCOM)

Table 5-1 shows the memory map of the configuration parameters.

Table 5-1. Configuration Memory Map

REGISTER ADDRESS	REGISTER NAME		DESCRIPTION			
00h	CONFIG	00h	00h Sets miscellaneous configuration bits			
01h	AVDD	0Eh	Sets the output voltage of boost converter 1			
02h	VGHHOT	00h				
03h	VGHCOLD	00h Sets the output voltage of boost converter 2 at low temperatures				
04h	VIO	00h	Sets the output voltage of buck converter 2 and the LDO regulator			
05h	MISC	05h	Sets the output voltage of buck converter 1 (V _{CORE}) and the switching frequency of boost converter 1 (AV _{DD})			
06h	SS1	03h	Sets the soft-start time for buck converters 1 and 2 and the linear regulator			
07h	SS2	00h	Sets the soft-start time for boost converters 1 and 2			
08h	RESET	01h	Sets the reset pulse duration			
09h	DLY1	02h	Sets the boost converter 1 start-up delay			
0Ah	DLY6	04h	Sets the gate voltage shaping and LCD ready start-up delay			
0Bh	VDET	00h	Sets the threshold of the /RST and /XAO signals			
0Ch	CANANAA	02h	Contains the 2 MSBs of the 10-bit gamma voltage A			
0Dh	GAMMA-A	00h	Contains the 8 LSBs of the 10-bit gamma voltage A			
0Eh	OAMMA D	02h	Contains the 2 MSBs of the 10-bit gamma voltage B			
0Fh	GAMMA-B	00h	Contains the 8 LSBs of the 10-bit gamma voltage B			
10h	044444	02h	Contains the 2 MSBs of the 10-bit gamma voltage C			
11h	GAMMA-C	00h	Contains the 8 LSBs of the 10-bit gamma voltage C			
12h	OALANA D	02h	Contains the 2 MSBs of the 10-bit gamma voltage D			
13h	GAMMA-D	00h	Contains the 8 LSBs of the 10-bit gamma voltage D			
14h	044444	02h	Contains the 2 MSBs of the 10-bit gamma voltage E			
15h	GAMMA-E	00h	Contains the 8 LSBs of the 10-bit gamma voltage E			
16h	044444	02h	Contains the 2 MSBs of the 10-bit gamma voltage F			
17h	GAMMA-F	00h	Contains the 8 LSBs of the 10-bit gamma voltage F			
18h	0.11111.0	02h	Contains the 2 MSBs of the 10-bit gamma voltage G			
19h	GAMMA-G	00h	Contains the 8 LSBs of the 10-bit gamma voltage G			
1Ah	0.44444.11	02h	Contains the 2 MSBs of the 10-bit gamma voltage H			
1Bh	GAMMA-H	00h	Contains the 8 LSBs of the 10-bit gamma voltage H			
1Ch	0.00000	02h	Contains the 2 MSBs of the 10-bit gamma voltage I			
1Dh	GAMMA-I	00h	Contains the 8 LSBs of the 10-bit gamma voltage I			
1Eh	0.11	02h	Contains the 2 MSBs of the 10-bit gamma voltage J			
1Fh	GAMMA-J	00h	Contains the 8 LSBs of the 10-bit gamma voltage J			
20h		02h	Contains the 2 MSBs of the 10-bit gamma voltage K			
21h	GAMMA-K	00h	Contains the 8 LSBs of the 10-bit gamma voltage K			
22h	0.4444.4	02h	Contains the 2 MSBs of the 10-bit gamma voltage L			
23h	GAMMA-L	00h	Contains the 8 LSBs of the 10-bit gamma voltage L			

Table 5-1. Configuration Memory Map (continued)

REGISTER ADDRESS	REGISTER NAME	FACTORY DEFAULT	DESCRIPTION
24h	GAMMA-M	02h	Contains the 2 MSBs of the 10-bit gamma voltage M
25h	GAIVIIVIA-IVI	00h	Contains the 8 LSBs of the 10-bit gamma voltage M
26h	GAMMA-N	02h	Contains the 2 MSBs of the 10-bit gamma voltage N
27h	GAIVIIVIA-IN	00h	Contains the 8 LSBs of the 10-bit gamma voltage N
FFh	Control	00h	Controls whether read and write operations access RAM or EEPROM registers

5.11.3 CONFIG (00h)

Figure 5-14. CONFIG Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-2. CONFIG Register Field Descriptions

Bit	Field	Value	Description			
7–3	Not implemented.	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.			
2	RMODE		Configures the RST power-down threshold voltage.			
		0	V _{UVLO} threshold used.			
		1	V _{DET} Threshold used.			
1	SMODE		Configures the power-down behavior of AV _{DD} and V _{COM} .			
		0	AV _{DD} is actively discharged (but not V _{COM}).			
		1	V _{COM} is actively discharged (but not AV _{DD}).			
0	GIP		This bit configures the device for use with either GIP or non-GIP LCD panels.			
		0	The device operates in non-GIP mode, and XAO functions as a panel reset during power-down.			
		1	The device operates in GIP mode, and the XAO functions as an enable for the panel level shifter			

TEXAS INSTRUMENTS

5.11.4 AVDD (01h)

Figure 5-15. AVDD Register Bit Allocation




LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-3. AVDD Register Field Descriptions

Bit	Field	Value	Description
7–4	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.
4–0	AVDD		These bits configure boost converter 1's output voltage (AV _{DD}).
		00h	7.0 V
		01h	7.1 V
		02h	7.2 V
		03h	7.3 V
		04h	7.4 V
		05h	7.5 V
		06h	7.6 V
		07h	7.7 V
		08h	7.8 V
		09h	7.9 V
		0Ah	8.0 V
		0Bh	8.1 V
		0Ch	8.2 V
		0Dh	8.3 V
		0Eh	8.4 V
		0Fh	8.5 V
		10h	8.6 V
		11h	8.7 V
		12h	8.8 V
		13h	8.9 V
		14h	9.0 V
		15h	9.1 V
		16h	9.2 V
		17h	9.3 V
		18h	9.4 V
		19h	9.5 V
		1Ah	9.6 V
		1Bh	9.7 V
		1Ch	9.8 V
		1Dh	9.9 V
		1Eh	10.0 V
		1Fh	10.1 V

5.11.5 VGHHOT (02h)

Figure 5-16. VGHHOT Register Bit Allocation




LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-4. VGHHOT Register Field Descriptions

Bit	Field	Value	Description			
7–4	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.			
3–0	VGHHOT		These bits configure boost converter 2's output voltage (V _{GH}) of at high temperatures.			
		0h	16 V			
		1h	17 V			
		2h	18 V			
		3h	19 V			
		4h	20 V			
		5h	21 V			
		6h	22 V			
		7h	23 V			
		8h	24 V			
		9h	25 V			
		Ah	26 V			
		Bh	27 V			
		Ch	28 V			
		Dh	29 V			
		Eh	30 V			
		Fh	31 V			

5.11.6 VGHCOLD (03h)

Figure 5-17. VGHCOLD Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-5. VGHCOLD Register Field Descriptions

Bit	Field	Value	Description
7–4	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.
3–0	VGHCOLD		These bits configure boost converter 2's output voltage (V _{GH}) at low temperatures.
		0h	25 V
		1h	26 V
		2h	27 V
		3h	28 V
		4h	29 V
		5h	30 V
		6h	31 V
		7h	32 V
		8h	33 V
		9h	34 V
		Ah	35 V
		Bh	36 V
		Ch	37 V
		Dh	38 V
		Eh	39 V
		Fh	40 V

Submit Documentation Feedback Product Folder Links: TPS65642A



5.11.7 VIO (04h)

Figure 5-18. VIO Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-6. VIO Register Field Descriptions

Bit	Field	Value	Description
7–2	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.
1–0	VIO		These bits configure the output voltage of buck converter 2 (V_{IO1}) and the LDO regulator (V_{IO2}) . Once the device is powered up, the EN signal must remain high, to ensure reliable LDO programming.
		0h	V _{IO1} = 1.7 V, LDO regulator disabled.
		1h	V _{IO1} = 1.8 V, LDO regulator disabled.
		2h	$V_{IO1} = 2.5 \text{ V}, V_{IO2} = 1.7 \text{ V}.$
		3h	$V_{ O1} = 2.5 \text{ V}, V_{ O2} = 1.8 \text{ V}.$

IEXAS INSTRUMENTS

5.11.8 MISC (05h)

Figure 5-19. MISC Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-7. MISC Register Field Descriptions

Bit	Field	Value	Description			
7–3	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.			
2	FREQ		This bit configures boost converter 1's (AV _{DD}) switching frequency.			
		0h	750 kHz			
		1h	1200 kHz			
1–0	VCORE		These bits configure buck converter 1's (V _{CORE}) output voltage.			
		0h	1 V			
		1h	1.1 V			
		2h	1.2 V			
		3h	1.3 V			

5.11.9 SS1 (06h)

Figure 5-20. SS1 Register Bit Allocation

7	6	5	4	3	2	1	0
		Not Implemented			SS1		
				R/W-0	R/W-1	R/W-1	

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-8. SS1 Register Field Descriptions

Bit	Field	Value	Description
7–3	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.
2–0	SS1		These bits configure the soft-start time for buck converter 1 (V_{CORE}), buck converter 2 (V_{IO1}) and the LDO linear regulator (V_{IO2}).
		0h	0.5 ms
		1h	1 ms
		2h	1.5 ms
		3h	2 ms
		4h	2.5 ms
		5h	3 ms
		6h	3.5 ms
		7h	4 ms



5.11.10 SS2 (07h)

Figure 5-21. SS2 Register Bit Allocation

7	6	5	4	3	2	1	0
		Not Implemented		SS2			
					R/W-0	R/W-0	R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-9. SS2 Register Field Descriptions

Bit	Field	Value	Description
7–3	Not Implemented	N/A 0 1	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.
2–0	SS2		These bits configure the soft-start time for boost converter 1 (AV _{DD}) and boost converter 2 (V _{GH}).
		0h	4 ms
		1h	4.5 ms
		2h	5 ms
		3h	5.5 ms
		4h	6 ms
		5h	6.5 ms
		6h	7 ms
		7h	7.5 ms

5.11.11 RESET (08h)

Figure 5-22. RESET Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-10. RESET Register Field Descriptions

Bit	Field	Value	Description		
7–2	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.		
1–0	RESET		These bits configure the duration of the reset pulse during start-up.		
		0h	2 ms		
		1h	4 ms		
		2h	8 ms		
		3h	16 ms		

TEXAS INSTRUMENTS

5.11.12 DLY1 (09h)

Figure 5-23. DLY1 Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-11. DLY1 Register Field Descriptions

Bit	Field	Value	Description	
7–3	Not Implemented	N/A	hese bits are not implemented in hardware. During write operations data for these bits is ignored, nd during read operations 0 is returned.	
2–0	DLY1		These bits configure the start-up delay for boost converter 1 (AV _{DD}).	
		0h	0 ms	
		1h	10 ms	
		2h	20 ms	
		3h	30 ms	
		4h	40 ms	
		5h	50 ms	
		6h	60 ms	
		7h	70 ms	

5.11.13 DLY6 (0Ah)

Figure 5-24. DLY6 Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-12. DLY6 Register Field Descriptions

Bit	Field	Value	Description	
7–3	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.	
2–0	DLY6		These bits configure the delay between V _{GH} reaching its final value and gate voltage shaping or (AO being enabled.	
		0h	0 ms	
		1h	5 ms	
		2h	10 ms	
		3h	15 ms	
		4h	20 ms	
		5h	25 ms	
		6h	30 ms	
		7h	35 ms	



5.11.14 VDET (0Bh)

Figure 5-25. VDET Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-13. VDET Register Field Descriptions

Bit	Field	Value	Description	
7–3	Not Implemented	N/A	hese bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.	
2–0	VDET		hese bits configure the threshold for \overline{XAO} and \overline{RST} (if RMODE is "1" in the CONFIG register).	
		0h	2.2 V	
		1h	2.3 V	
		2h	2.4 V	
		3h	2.5 V	
		4h	3.6 V	
		5h	3.7 V	
		6h	3.8 V	
		7h	3.9 V	



5.11.15 GAMxHI (0Ch, 0Eh...26h)

Figure 5-26. GAMxHI Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-14. GAMxHI Register Field Descriptions

Bit	Field	Value	Description	
7–2	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.	
1–0	GAMxHI	0h-3h	These bits form the two most significant bits of the 10-bit GAMx value used to program the gamma correction voltage for channel x.	



5.11.16 GAMxLO (0Dh, 0Fh...27h)

Figure 5-27. GAMxLO Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-15. GAMxLO Register Field Descriptions

В	it	Field	Value	Description
7-	9	GAMxLO		These bits form the least significant eight bits of the 10-bit value used to program the gamma correction voltage for channel x.

54

5.11.17 Control (FFh)

Figure 5-28. CONTROL Register Bit Allocation

7	6	5	4	3	2	1	0
WED		Not Implemented					
R/W-0							R/W-0

LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-16. CONTROL Register Field Descriptions

Bit	Field	Value	Description		
7	WED		Setting this bit forces the contents of all DAC registers to be copied to the EEPROM, thereby making them the default values during power-up.		
		0	Not used. This bit is automatically reset to 0 when the contents of the DAC registers have been copied to EEPROM.		
		1	The contents of all DAC registers are copied to the EEPROM, making them the new default values following power-up.		
6–1	Not Implemented	N/A	These bits are not implemented in hardware. During write operations data for these bits is ignored, and during read operations 0 is returned.		
0	RED		This bit configures the data returned by read operations.		
		0	Read operations return the contents of the DAC registers.		
		1	Read operations return the content of the EEPROM registers.		



5.11.18 Example - Writing to a Single RAM Register

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of RAM register (00h)
- 5. TPS65642A acknowledges
- 6. Bus master sends data to be written
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition



Figure 5-29. Writing to a Single RAM Register

5.11.19 Example - Writing to Multiple RAM Registers

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h).
- 3. TPS65642A acknowledges
- 4. Bus master sends address of first RAM register to be written to (00h)
- 5. TPS65642A acknowledges
- 6. Bus master sends data to be written to first RAM register
- 7. TPS65642A acknowledges
- 8. Bus master sends data to be written to RAM register at next higher address (auto-increment)
- 9. TPS65642A acknowledges
- 10. Steps (8) and (9) repeated until data for final RAM register has been sent
- 11. TPS65642A acknowledges
- 12. Bus master sends STOP condition




Figure 5-30. Writing to Multiple RAM Registers



5.11.20 Example - Saving Contents of all RAM Registers to EEPROM

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of Control Register (FFh)
- 5. TPS65642A acknowledges
- 6. Bus master sends data to be written to the Control Register (80h)
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition



Figure 5-31. Saving Contents of all RAM Registers to E²PROM

5.11.21 Example – Reading from a Single RAM Register

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of Control Register (FFh)
- 5. TPS65642A acknowledges
- 6. Bus master sends data for Control Register (00h)
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition
- 9. Bus master sends START condition
- 10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 11. TPS65642A acknowledges
- 12. Bus master sends address of RAM register (00h)
- 13. TPS65642A acknowledges
- 14. Bus master sends REPEATED START condition
- 15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
- 16. TPS65642A acknowledges
- 17. TPS65642A sends RAM register data
- 18. Bus master does not acknowledge
- 19. Bus master sends STOP condition




Figure 5-32. Reading from a Single RAM Register



5.11.22 Example – Reading from a Single EEPROM Register

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of Control Register (FFh)
- 5. TPS65642A acknowledges
- 6. Bus master sends data for Control Register (01h)
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition
- 9. Bus master sends START condition
- 10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 11. TPS65642A acknowledges
- 12. Bus master sends address of EEPROM register (00h)
- 13. TPS65642A acknowledges
- 14. Bus master sends REPEATED START condition
- 15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
- 16. TPS65642A acknowledges
- 17. TPS65642A sends EEPROM register data
- 18. Bus master does not acknowledge
- 19. Bus master sends STOP condition




Figure 5-33. Reading from a Single EEPROM Register

5.11.23 Example – Reading from Multiple RAM Registers

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of Control Register (FFh)
- 5. TPS65642A acknowledges
- 6. Bus master sends data for Control Register (00h)
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition
- 9. Bus master sends START condition
- 10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 11. TPS65642A acknowledges
- 12. Bus master sends address of first register to be read (00h)
- 13. TPS65642A acknowledges
- 14. Bus master sends REPEATED START condition
- 15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
- 16. TPS65642A acknowledges
- 17. TPS65642A sends contents of first RAM register to be read
- 18. Bus master acknowledges
- 19. TPS65642A sends contents of second RAM register to be read
- 20. Bus master acknowledges
- 21. TPS65642A sends contents of third (last) RAM register to be read
- 22. Bus master does not acknowledge
- 23. Bus master sends STOP condition




Figure 5-34. Reading from Multiple RAM Registers



5.11.24 Example – Reading from Multiple EEPROM Registers

- 1. Bus master sends START condition
- 2. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 3. TPS65642A acknowledges
- 4. Bus master sends address of Control Register (FFh)
- 5. TPS65642A acknowledges
- 6. Bus master sends data for Control Register (01h)
- 7. TPS65642A acknowledges
- 8. Bus master sends STOP condition
- 9. Bus master sends START condition
- 10. Bus master sends 7-bit slave address plus low R/W bit (E8h)
- 11. TPS65642A acknowledges
- 12. Bus master sends address of first EEPROM register to be read (00h)
- 13. TPS65642A acknowledges
- 14. Bus master sends REPEATED START condition
- 15. Bus master sends 7-bit slave address plus high R/W bit (E9h)
- 16. TPS65642A acknowledges
- 17. TPS65642A sends contents of first EEPROM register to be read
- 18. Bus master acknowledges
- 19. TPS65642A sends contents of second EEPROM register to be read
- 20. Bus master acknowledges
- 21. TPS65642A sends contents of third (last) EEPROM register to be read
- 22. Bus master does not acknowledge
- 23. Bus master sends STOP condition





Figure 5-35. Reading from Multiple EEPROM Registers



5.11.25 Configuration Parameter VCOM

Figure 5-36. VCOM Register Bit Allocation



LEGEND: R/W = Read/Write; R = Read only; -n = factory default

Table 5-17. VCOM Register Field Descriptions

Bit	Field	Value	Description		
7–1	VCOM		During write operations these bits contain the data to be written. During read operations these bits contain the contents of the EEPROM register.		
		00h–7F h	$I_{OUT} = \frac{V_{REF}}{R_{SET}} \times \frac{VCOM + 1}{128}$		
0	Р		During write operations this bit configures the destination for data.		
		0	Data is written to the DAC register and EEPROM.		
		1	Data is written to the DAC register only.		
			During read operations this bit indicates whether the contains of the RAM register and EEPROM are the same or not.		
		0	DAC register and EEPROM contents are the same.		
		1	DAC register and EEPROM contents are different.		



5.11.26 Example – Writing a VCOM Value of 77h to RAM Register Only

- 1. Bus master sends a START condition.
- 2. Bus master sends 9E hexadecimal (7-bit slave address plus low R/W bit).
- 3. TPS65642A slave acknowledges.
- 4. Bus master sends EF hexadecimal (data to be written plus LSB = 1).
- 5. TPS65642A slave acknowledges.
- 6. Bus master sends a STOP condition.



Figure 5-37. Writing a VCOM Value of 77h to RAM Only

5.11.27 Example - Writing a VCOM Value of 77h to EEPROM and RAM

- 1. Bus master sends a START condition.
- 2. Bus master sends 9E hexadecimal (7-bit slave address plus low R/W bit).
- 3. TPS65642A slave acknowledges.
- 4. Bus master sends EE hexadecimal (data to be written plus LSB = 0).
- 5. TPS65642A slave acknowledges.
- 6. Bus master sends a STOP condition.



Figure 5-38. Writing a VCOM Value of 77h to EEPROM and RAM

SLVSC21 - OCTOBER 2013

5.11.28 Example — Reading a VCOM Value of 77h from EEPROM When RAM Contents are Identical

- 1. Bus master sends a START condition.
- 2. Bus master sends 9F hexadecimal (7-bit slave address plus high R/W bit).
- 3. TPS65642A slave acknowledges.
- 4. TPS65642A sends EE hexadecimal from EEPROM (data to be read plus LSB = '0').
- 5. Bus master does not acknowledge.
- 6. Bus master sends a STOP condition.




Figure 5-39. Reading 77h from EEPROM when RAM Contents are Identical

5.11.29 Example —Reading a VCOM Value of 77h from EEPROM When RAM Contents are Different

- 1. Bus master sends a START condition.
- 2. Bus master sends 9F hexadecimal (7-bit slave address plus high R/W bit).
- 3. TPS65642A slave acknowledges.
- 4. TPS65642A sends EF hexadecimal from RAM (data to be read plus LSB = '0').
- 5. Bus master does not acknowledge.
- 6. Bus master sends a STOP condition.




Figure 5-40. Reading 77h from EEPROM when RAM Contents are Different



5.11.30 PC Interface

Configuration parameters and the V_{COM} voltage setting are programmed through an industry standard I^2C serial interface. The TPS65642A device always works as a slave device and supports standard (100 kbps) and fast (400 kbps) modes of operation. During write operations, all further attempts to access the slave addresses are ignored until the current write operation is complete.

NOTE

The I²C interface contains a known bug. If a new start condition appears on the bus before transfer of the slave address byte from a previously initiated read/write operation is complete, the I²C interface may hang. Normal operation is recovered after cycling V_{IN}.

5.12 POWER SEQUENCING

- Buck converter 1 (V_{CORE}), Buck converter 2 (V_{IO1}), and the linear regulator (V_{IO2}) start as soon as V_{IN} > V_{IIVI O}.
- 2. The reset generator holds RST low until t_{RESET} seconds after V_{CORE} has reached power good status.
- Boost converter 1 starts t_{DLY1} milliseconds after EN goes high (or RST has gone high, whichever occurs later). Once asserted, the EN signal must remain high to ensure normal device operation. Once disabled (EN = 0), boost converter 1 remains disabled until the device is powered down (even if EN is re-asserted).
- 4. Boost converter 2 starts as soon as AV_{DD} has reached power-good status.
- 5. In non-GIP mode, V_{GHM} is held at high impedance until t_{DLY6} milliseconds after V_{GH} reaches power-good status; \overline{XAO} goes high when $V_{IN} > V_{DET}$ and low when $V_{IN} < V_{DET}$.
- 6. In GIP mode, \overline{XAO} is held low until t_{DLY6} milliseconds after V_{GH} reaches power-good status.

Figure 5-41 and Figure 5-42 show the typical power-up or down characteristics of the TPS65642A device




Figure 5-41. Power-Up or Power-Down Sequencing With EN Connected to V_{IN}






Figure 5-42. Power-Up or Power-Down Sequencing With EN Connected to T-CON Ready

5.13 UNDERVOLTAGE LOCKOUT

An undervoltage lockout function disables the TPS65642A device when the supply voltage is too low for proper operation.

6 Application Information

6.1 External Component Selection

Care must be applied to the choice of external components because these components greatly affect overall performance. The TPS65642A device was developed with the two goals of high performance and small or low-profile solution size. Because these two goals are often in direct opposition to one another (for example, larger inductors tend to achieve higher efficiencies), some trade-off is always necessary.

Inductors must have adequate current capability so that the inductors do not saturate under worst-case conditions. For high efficiency, inductors must also have low DC resistance (DCR).

Capacitors must have adequate *effective* capacitance under the applicable DC bias conditions they experience in the application. MLCC capacitors typically exhibit only a fraction of the nominal capacitance under real-world conditions and this must be taken into consideration when selecting capacitors. This problem is especially acute in low profile capacitors, in which the dielectric field strength is higher than in taller components. In general, the capacitance values shown in the circuit diagrams in this data sheet refer to the *effective* capacitance after DC bias effects have been taken into consideration. Reputable capacitor manufacturers provide capacitance-versus-DC-bias curves that greatly simplify component selection.

Table 6-1, Table 6-2, Table 6-3, Table 6-4, and Table 6-5 list some components suitable for use with the TPS65642A device. The list is not exhaustive — other components may exist that are equally suitable (or better), however, these components have been proven to work well and were used extensively during the development of the TPS65642A device.

Table 6-1. Boost Converter 1 External Components

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	THICKNESS
L	Chip Inductor, 4.7 µH, ±20%	1269AS-H-4R7N	Toko	< 1 mm
C _{IN}	Ceramic Capacitor, X5R, 10 μF, 16 V, ±20%	GRM319R61H475MA12	Murata	< 0,85 mm

Table 6-2. Buck Converter 1 External Component Recommendations

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	THICKNESS
L	Chip Inductor	1269AS-H-2R2N	Toko	< 1 mm
C _{OUT}	Ceramic Capacitor, X5R, $10 = \mu F$, 6.3 V, $\pm 20\%$	GRM319R61H475MA12	Murata	< 0,85 mm

Table 6-3. Buck Converter 2 External Component Recommendations

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	THICKNESS
L	Chip Inductor	1269AS-H-2R2	Toko	< 1 mm
C _{OUT}	Ceramic Capacitor, X5R, 10 µF, 6.3 V, ±20%	GRM319R61H475MA12	Murata	< 0,85 mm

Table 6-4. LDO Regulator External Component Recommendations

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	THICKNESS		
C _{OUT}	Ceramic Capacitor, X5R, 10 µF,6.3 V, ±20%	GRM319R61H475MA12	Murata	< 0,85 mm		



Table 6-5. Boost Converter 2 External Components

REF.	DESCRIPTION	PART NUMBER	MANUFACTURER	THICKNESS	
L	Wirewound Inductor, 15 μH, ±20%	1156AS-150M	Toko	< 1 mm	
L	Wirewound Inductor, 15 µH, ±20%	LQH3NPN150NG0	Murata	< 1 mm < 0,85 mm	
C _{OUT}	Ceramic Capacitor, X5R, 4.7 µF, 50 V, ±20%	GRM319R61H475MA12	Murata		
D	Switching Diode, 150 mA, 75 V, 350 mW	BAS16W	Infineon	< 1 mm	

6.2 Typical Application Circuit

Figure 6-1 and Figure 6-2 show the recommended application circuits for non-GIP and GIP displays respectively. Minor changes may be required to optimize the circuit for a specific application, however, the basic circuit is unlikely to change significantly.






Figure 6-1. Typical Application Circuit for Non-GIP Displays






Figure 6-2. Typical Application Circuit for GIP Displays

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS65642AYFFR	Active	Production	DSBGA (YFF) 56	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS65642A
TPS65642AYFFR.A	Active	Production	DSBGA (YFF) 56	3000 LARGE T&R	Yes	SNAGCU	Level-1-260C-UNLIM	-40 to 85	TPS65642A

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024

TAPE AND REEL INFORMATION



TAPE DIMENSIONS + K0 - P1 - B0 W Cavity - A0 -

A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65642AYFFR	DSBGA	YFF	56	3000	330.0	12.4	3.0	3.55	0.81	8.0	12.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 25-Sep-2024




*All dimensions are nominal

	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
ı	TPS65642AYFFR	DSBGA	YFF	56	3000	335.0	335.0	25.0



DIE SIZE BALL GRID ARRAY




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



DIE SIZE BALL GRID ARRAY




NOTES: (continued)

3. Final dimensions may vary due to manufacturing tolerance considerations and also routing constraints. For more information, see Texas Instruments literature number SBVA017 (www.ti.com/lit/sbva017).



DIE SIZE BALL GRID ARRAY



NOTES: (continued)

4. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated