www.ti.com

4.5-V TO 16-V INPUT, HIGH CURRENT, SYNCHRONOUS STEP DOWN THREE DC-DC CONVERTERS WITH INTEGRATED FET

Check for Samples: TPS652510

FEATURES

- Wide Input Supply Voltage Range:
 4.5 V 16 V
- 0.8-V, 1% Accuracy Reference
- Continuous Loading:
 3 A (Buck1), 2 A (Buck2 and 3)
- Maximum Current:3.5 A (Buck 1), 2.5 A (Buck2 and 3)
- Synchronous Operation, 300-kHz 2.2-MHz
 Switching Frequency Set By External Resistor
- External Enable Pins With Built-In Current Source for Easy Sequencing
- External Soft Start Pins

- Adjustable Cycle-by-Cycle Current Limit Set by External Resistor
- Current-Mode Control With Simple Compensation Circuit
- Automatic Low Pulse Skipping (PSM) Power Mode, Allowing for an Output Ripple Better than 2%
- Support Pre-Biased Outputs
- Power Good Supervisor and Reset Generator
- Small, Thermally Efficient 40-Pin 6-mm x 6-mm RHA (QFN) package
- -40°C to 125°C Junction Temperature Range

DESCRIPTION/ORDERING INFORMATION

TPS652510 is a power management IC with three step-down buck converters. Both high-side and low-side MOSFETs are integrated to provide fully synchronous conversion with higher efficiency. The converters are designed to simplify its application while giving the designer the option to optimize their usage according to the target application.

The converters can operate in 5-, 9-, 12- or 15-V systems. The output voltage can be set externally using a resistor divider to any value between 0.8 V and the input supply minus the resistive drops on the converter path. Each converter features enable pin that allows a delayed start-up for sequencing purposes, soft start pin that allows adjustable soft-start time by choosing the soft-start capacitor, and a current limit (RLIM) pin that enables designer to adjust current limit by selecting an external resistor and optimize the choice of inductor. All converters operate in 'hiccup mode': Once an over-current lasting more than 10 ms is sensed in any of the converters, they will shut down for 10 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts down again repeating the cycle (hiccup) until the failure is cleared. If an overload condition lasts for less than 10 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

The switching frequency of the converters is set by an external resistor connected to ROSC pin. The switching regulators are designed to operate from 300 kHz to 2.2 MHz. The converters operate with 180° phase between then to minimize the input filter requirements. All converters have peak current mode control which simplifies external frequency compensation.

The device has a built-in slope compensation ramp to prevent sub harmonic oscillations in peak current mode control. A traditional type II compensation network can stabilize the system and achieve fast transient response. Moreover, an optional capacitor in parallel with the upper resistor of the feedback divider provides one more zero and makes the crossover frequency over 100 kHz.

All converters feature an automatic low power pulse PFM skipping mode which improves efficiency during light loads and standby operation, while guaranteeing a very low output ripple, allowing for a value of less than 2% at low output voltages.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



The device incorporates an overvoltage transient protection circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVP lower threshold which is 107%, the high side MOSFET is allowed to turn on the next clock cycle.

TPS652510 features a supervisor circuit which monitors each buck's output and the PGOOD pin is asserted once sequencing is done. The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when all converter outputs are more than 90% of its nominal output voltage. The default reset time is 100 ms. The polarity of the PGOOD is active high.

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop operating when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

ORDERING INFORMATION(1)

T _A	PACKAGE ⁽²⁾		PART NUMBER	TOP-SIDE MARKING	
-40°C to 125°C	40-Pin (QFN) - RHA	Reel of 2500	TPS652510RHAR	TPS652510	

⁽¹⁾ For the most current packaging and ordering information, see the Package Option Addendum at the end of this document, or see the TI web site at www.ti.com.

⁽²⁾ Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.






This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.


FUNCTIONAL BLOCK DIAGRAM




Product Folder Links: TPS652510



TYPICAL APPLICATION



PIN OUT





TERMINAL FUNCTIONS

NAME	NO.	I/O	DESCRIPTION
RLIM3	1	I	Current limit setting for Buck3. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS3	2	I	Soft start pin for Buck3. Fit a small ceramic capacitor to this pin to set the converter soft start time.
COMP3	3	0	Compensation for Buck3. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB3	4	I	Feedback pin for Buck3. Connect a divider set to 0.8 V from the output of the converter to ground.
UC	5		Unused pin, connect to ground
ROSC	6	I	Oscillator set. This resistor sets the frequency of internal autonomous clock.
FB1	7	I	Feedback pin for Buck1. Connect a divider set to 0.8 V from the output of the converter to ground.
COMP1	8	0	Compensation pin for Buck1. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
SS1	9	I	Soft-start pin for Buck1. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
RLIM1	10	I	Current limit setting pin for Buck1. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
EN1	11	I	Enable pin for Buck1. A high signal on this pin enables the regulator Buck. For a delayed start-up add a small ceramic capacitor from this pin to ground.
BST1	12		Bootstrap capacitor for Buck1. Fit a 47-nF ceramic capacitor from this pin to the switching node.
VIN1	13	I	Input supply for Buck1. Fit a 10-µF ceramic capacitor close to this pin.
LX1	14, 15	0	Switching node for Buck1
LX2	16, 17	0	Switching node for Buck2
VIN2	18	1	Input supply for Buck2. Fit a 10-µF ceramic capacitor close to this pin.
BST2	19		Bootstrap capacitor for Buck2. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN2	20	I	Enable pin for Buck2. A high signal on this pin enables the regulator. For a delayed start-up add a small ceramic capacitor from this pin to ground.
RLIM2	21	I	Current limit setting pin for Buck2. Fit a resistor from this pin to ground to set the peak current limit on the output inductor.
SS2	22	1	Soft-start pin for Buck2. Fit a small ceramic capacitor to this pin to set the converter soft-start time.
COMP2	23	0	Compensation pin for Buck2. Fit a series RC circuit to this pin to complete the compensation circuit of this converter.
FB2	24	I	Feedback input for Buck2. Connect a divider set to 0.8 V from the output of the converter to ground.
F_PWM	25		Forces PWM operation in all converters when set high. If low converters will operate in automatic PFM/PWM mode.
UC	26		Unused pin, connect to ground
PGOOD	27	0	Power good. Open drain output asserted low after all converters and sequenced and within regulation. Polarity is factory selectable (active high default).
V7V	28	0	Internal supply. Connect a 4.7-µF to 10-µF ceramic capacitor from this pin to ground.
V3V	29	0	Internal supply. Connect a 3.3-µF to 10-µF ceramic capacitor from this pin to ground.
UC	30		Unused pin, connect to ground
UC	31		Unused pin, connect to ground
UC	32		Unused pin, connect to ground
UC	33		Unused pin, connect to ground
UC	34		Unused pin, connect to ground



TERMINAL FUNCTIONS (continued)

NAME	NO.	I/O	DESCRIPTION
UC	35		Unused pin, connect to ground
LX3	36, 37	0	Switching node for Buck3
VIN3	38	I	Input supply for Buck3. Fit a 10-µF ceramic capacitor close to this pin.
BST3	39	I	Bootstrap capacitor for Buck3. Fit a 47-nF ceramic capacitor from this pin to the switching node.
EN3	40	I	Enable pin for Buck3. A high signal on this pin enables the converter. For a delayed start-up add a small ceramic capacitor from this pin to ground.
PowerPAD			PowerPAD. Connect to system ground for electrical and thermal connection.

ABSOLUTE MAXIMUM RATINGS (1)

over operating free-air temperature range (unless otherwise noted, all voltages are with respect to GND)

•		,	
	Voltage range at VIN1, VIN2, VIN3, LX1, LX2, LX3	-0.3 to 18	V
	Voltage range at LX1, LX2, LX3 (maximum withstand voltage transient < 10 ns)	-3 to 18	V
	Voltage at BST1, BST2, BST3 referenced to LX pin	-0.3 to 7	V
	Voltage at V7V, COMP1, COMP2, COMP3	-0.3 to 7	V
	Voltage at V3V, RLIM1, RLIM2, RLIM3, EN1, EN2, EN3, SS1, SS2, SS3, FB1, FB2, FB3, F_PWM, PGOOD, ROSC	-0.3 to 3.6	V
TJ	Operating junction temperature range	-40 to 125	°C
T _{STG}	Storage temperature range	-55 to 150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute—maximum—rated conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM MAX	UNIT
VIN	Input operating voltage	4.5	16	V
T _A	Junction temperature	-40	85	°C

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	MIN	MAX	UNIT
Human body model (HBM)	2000		V
Charge device model (CDM)	500		V

PACKAGE DISSIPATION RATINGS(1)

PACKAGE	θ _{JA} (°C/W)	T _A = 25°C POWER RATING (W)	T _A = 55°C POWER RATING (W)	T _A = 85°C POWER RATING (W)	
RHA	30	3.33	2.3	1.3	

- (1) Based on JEDEC 51.5 HIGH K environment measured on a 76.2 x 114 x 0.6-mm board with the following layer arrangement:
 - (a) Top layer: 2 Oz Cu, 6.7% coverage
 - (b) Layer 2: 1 Oz Cu, 90% coverage
 - (c) Layer 3: 1 Oz Cu, 90% coverage
 - (d) Bottom layer: 2 Oz Cu, 20% coverage

Product Folder Links: TPS652510



ELECTRICAL CHARACTERISTICS

 $T_J = -40$ °C to 125 °C, $V_{IN} = 12$ V, $f_{SW} = 500$ kHz (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	LY UVLO AND INTERNAL SUPPLY VOLTA	AGE				
V _{IN}	Input voltage range		4.5		16	V
IDD _{SDN}	Shutdown Quiescent	EN pin = low for all converters Converters enabled, no load Buck1 = 1.2 V Buck2 = 1.8 V Buck3 = 3.3 V T _A = 25°C, F_PWM = Low		600		μΑ
	Quiescent, forced PWM	Converters enabled, no load F_PWM = High, L = 4.7 µH		18		mA
UVLO	V _{IN} under voltage lockout	Rising V _{IN} Falling V _{IN}		4.22 4.1		V
UVLO _{DEGLITCH}	1	Both edges		110		μs
V _{3V}	Internal biasing supply	I _{LOAD} = 0 mA	3.2	3.3	3.4	V
I _{3V}	Biasing supply output current	V _{IN} = 12 V			10	mA
V _{7V}	Internal biasing supply	I _{LOAD} = 0 mA	5.63	6.25	6.88	V
I _{7V}	Biasing supply output current	V _{IN} = 12 V			10	mA
		Rising V7V		3.8		
$V7V_{UVLO}$	UVLO for internal V7V rail	Falling V7V		3.6		V
V7V _{UVLO_DEGL}	ITCH	Falling edge		110		μs
	ERTERS (ENABLE CIRCUIT, CURRENT LI	MIT, SOFT-START AND SWITCHIN	IG FREQUEN	CY)		
V _{IH_ENx}	Enable threshold high	V3p3 = 3.2 V - 3.4 V, V _{ENx} rising	1.55		1.82	V
V _{IH}	Enable high level	External GPIO	0.66 x V3p3			V
V_{IL_ENx}	Enable treshold low	V3p3 = 3.2 V - 3.4 V, V _{ENx} falling	0.98		1.24	V
V _{IL}	Enable low level	External GPIO			0.33 x V3p3	V
ICH _{EN}	Pull up current enable pin			1		μΑ
t _D	Discharge time enable pins	Power-up		10		ms
I _{SS}	Soft-start pin current source			5		μΑ
F _{SW_BK}	Converter switching frequency range	Set externally with resistor	0.3		2.2	MHz
R _{FSW}	Frequency setting resistor		50		600	kΩ
f _{SW_TOL}	Internal oscillator accuracy	f _{SW} = 800 kHz	-10		10	%
FEEDBACK, I	REGULATION, OUTPUT STAGE					
V_{FB}	Feedback voltage	$V_{IN} = 12 \text{ V}$, $T_A = 25^{\circ}\text{C}$ $V_{IN} = 4.5 \text{ V}$ to 16 V	-1% -2%	0.8	1% 2%	V
t _{ON_MIN}	Minimum on time (current sense blanking)				135	ns
RLIM _x	Limit resistance range		75		300	kΩ
ILIM ₁	Buck 1 adjustable current limit range	V _{IN} = 12 V, f _{SW} = 500 kHz, See Figure 36	1.2		5.05	Α
ILIM ₂	Buck 2adjustable current limit range	V _{IN} = 12 V, f _{SW} = 500 kHz, See Figure 37	1.2		4.7	Α
ILIM ₃	Buck 3 adjustable current limit range	V _{IN} = 12 V, f _{SW} = 500 kHz, See Figure 38	1.3		4.7	Α

Product Folder Links: TPS652510




ELECTRICAL CHARACTERISTICS (continued)


 $T_{\rm J}$ = -40°C to 125°C, $V_{\rm IN}$ = 12 V, $f_{\rm SW}$ = 500 kHz (unless otherwise noted)


	PARAMETER	TEST CONDITIONS	MIN TYP MAX	UNIT
MOSFET (BUCK	(1)		-	
H.S. Switch	On resistance of high side FET on CH1	25°C, BOOT = 6.5 V	95	mΩ
L.S. Switch	On resistance of low side FET on CH1	25°C, VIN = 12 V	50	mΩ
MOSFET (BUCK	(2)			
H.S. Switch	On resistance of high side FET on CH2	25°C, BOOT = 6.5 V	120	mΩ
L.S. Switch	On resistance of low side FET on CH2	25°C, VIN = 12 V	80	$m\Omega$
MOSFET (BUCK	(3)			
H.S. Switch	On resistance of high side FET on CH3	25°C, BOOT = 6.5 V	120	mΩ
L.S. Switch	On resistance of low side FET on CH3	25°C, VIN = 12 V	80	$m\Omega$
ERROR AMPLIF	FIER			
9м	Error amplifier transconductance	-2 μA < ICOMP < 2 μA	130	μ℧
gm _{PS}	COMP to ILX gm	I _{LX} = 0.5 A	10	A/V
POWER GOOD	RESET GENERATOR			
	Thursday of the section is a section of the section	Output falling	85	
VUV _{BUCKX}	Threshold voltage for buck under voltage	Output rising (PG will be asserted)	90	%
t _{UV_deglitch}	Deglitch time (both edges)		11	ms
t _{ON_HICCUP}	Hiccup mode ON time	VUV _{BUCKX} asserted	12	ms
toff_HICCUP	Hiccup mode OFF time	All converters disabled. Once toff_HICCUP elapses, all converters will go through sequencing again.	20	ms
V0V	Threshold voltage for buck over	Output rising (high side FET will be forced off)	109	
VOV _{BUCKX}	voltage	Output falling (high side FET will be allowed to switch)	107	%
t _{RP}	minimum reset period	Measured after the later of Buck1 or Buck3 power-up successfully	100	ms
THERMAL SHU	TDOWN			
T _{TRIP}	Thermal shut down trip point	Rising temperature	160	°C
T _{HYST}	Thermal shut down hysteresis	Device re-starts	20	°C
T _{TRIP_DEGLITCH}	Thermal shut down deglitch		110	μs





TYPICAL CHARACTERISTICS




































Figure 12.





Figure 13.





Figure 14.






Figure 15.





Figure 16.






Figure 17.




Figure 18.

Copyright © 2011–2013, Texas Instruments Incorporated



TYPICAL CHARACTERISTICS (continued)

Transient Response Buck1 1.2V, 1-3A Step, Co = 22μF,L = 4.7μH, f_{SW} = 500KHz




Figure 19.

Transient Response Buck2 1.8V, 1-2A Step, Co = 22μF,L = 4.7μH, f_{SW} = 500KHz




Figure 20.

Buck3 3.3V Efficiency Measured With L = 4.7 μ H, 20m Ω , f_{SW} = 500kHz




Figure 21.

PFM Operation 1.2V, 1.8V, 3.3V




Figure 22.

PFM/PWM Transition (Pin 25 Pulled High)




Figure 23.

PFM/PWM Transition (Pin 25 Pulled Low)




Figure 24.



TYPICAL CHARACTERISTICS (continued)

Buck1 Dynamic Transition from PFM to PWM 4.7μH, 44μF, 500 kHz




Figure 25.

Buck2 Dynamic Transition from PFM to PWM 4.7μH, 44μF, 500 kHz




Figure 26.

Buck3 Dynamic Transition from PFM to PWM 4.7 μ H, 22 μ F, 500 kHz



Figure 27.

EVM Layout



Figure 28.

$\begin{array}{l} T_{A}=25^{\circ},\,V_{IN}=12V,\,f_{SW}=500kHz\\ B1=3A,\,B2=2A,\,B3=2A \end{array}$




Figure 29.

 $T_A = 25^{\circ}$, $V_{IN} = 5V$, $f_{SW} = 500 kHz$ B1 = 3A, B2 = 2A, B3 = 2A




Figure 30.



TYPICAL CHARACTERISTICS (continued)

T_A = 25°, V_{IN} = 5V, f_{SW} = 1000kHz B1 = 3A, B2 = 2A, B3 = 2A




Figure 31.

DETAILED DESCRIPTION

Adjustable Switching Frequency

To select the internal switching frequency, connect a resistor from ROSC to ground. Figure 32 shows the required resistance for a given switching frequency.




Figure 32. ROSC vs Switching Frequency

$$R_{OSC}(k\Omega) = 174 \bullet f_{SW}^{-1.122} \tag{1}$$



Output Inductor Selection

To calculate the value of the output inductor, use Equation 2.

$$Lo = \frac{Vin - Vout}{Io \cdot K_{ind}} \cdot \frac{Vout}{Vin \cdot fsw}$$
(2)

 K_{ind} is a coefficient that represents the amount of inductor ripple current relative to the maximum output current. In general, K_{ind} is normally from 0.1 to 0.3 for the majority of applications. A value of 0.1 will improve the efficiency at light load, while a value of 0.3 will provide the lowest possible cost solution. The ripple current is:

$$Iripple = \frac{Vin - Vout}{Lo} \cdot \frac{Vout}{Vin \cdot fsw}$$
(3)

Output Capacitor

There are two primary considerations for selecting the value of the output capacitor. The output capacitors are selected to meet load transient and output ripple's requirements. If a minimum transient specification is required use the following equation:

$$Co > \frac{\Delta I_{OUT}^2 \cdot L_o}{V_{out} \cdot \Delta Vout} \tag{4}$$

The following equation calculates the minimum output capacitance needed to meet the output voltage ripple specification.

$$Co > \frac{1}{8 \cdot fsw} \cdot \frac{1}{V_{RIPPLE}}$$

$$I_{RIPPLE}$$
(5)

Where f_{SW} is the switching frequency, V_{RIPPLE} is the maximum allowable output voltage ripple, and I_{RIPPLE} is the inductor ripple current.

Input Capacitor

A minimum 10-µF X7R/X5R ceramic input capacitor is recommended to be added between VIN and GND of each converter. The input capacitor must handle the RMS ripple current shown in the following equation.

$$Icirms = Iout \cdot \sqrt{\frac{Vout}{Vin \min} \cdot \frac{(Vin \min - Vout)}{Vin \min}}$$
(6)

Bootstrap Capacitor

The device has two integrated boot regulators and requires a small ceramic capacitor between the BST and LX pins to provide the gate drive voltage for the high side MOSFET. The value of the ceramic capacitor should be $0.047~\mu F$. A ceramic capacitor with an X7R or X5R grade dielectric is recommended because of the stable characteristics over temperature and voltage.

Soft-Start Time

The device has an internal pull-up current source of 5 μ A that charges an external soft-start capacitor to implement a slow start time. Equation 7 shows how to select a soft-start capacitor based on an expected slow start time. The voltage reference (V_{REF}) is 0.8 V and the soft-start charge current (I_{ss}) is 5 μ A. The soft-start circuit requires 1 nF per around 167 μ s to be connected at the SS pin. A 0.8-ms soft-start time is implemented for all converters fitting 4.7 nF to the relevant SS pin.

$$T_{ss}(ms) = V_{REF}(V) \bullet \left(\frac{C_{ss}(nF)}{I_{ss}(\mu A)}\right)$$
(7)

The Power Good circuit for the bucks has a 10-ms watchdog. Therefore the soft-start time should be lower than this value. It is recommended not to exceed 5 ms.

Copyright © 2011–2013, Texas Instruments Incorporated



Delayed Start-Up

If a delayed start-up is required on any of the buck converters fit a ceramic capacitor to the ENx pins. The delay added is \sim 1.67 ms per nF connected to the pin. Note that the EN pins have a weak 1-M Ω pull-up to the 3V3 rail.




Figure 33. Delayed Start-Up

Out-of-Phase Operation

In order to reduce input ripple current, Buck1 and Buck2 operate 180° out-of-phase. This enables the system having less input ripple, then to lower component cost, save board space and reduce EMI.

Adjusting the Output Voltage

The output voltage is set with a resistor divider from the output node to the FB pin. It is recommended to use 1% tolerance or better divider resistors. In order to improve efficiency at light load, start with a value close to 40 k Ω for the R1 resistor and use Equation 8 to calculate R2.

$$R2 = R1 \cdot \left(\frac{0.8V}{V_O - 0.8V}\right) \tag{8}$$






Figure 34. Voltage Divider Circuit

Loop Compensation

TPS652510 is a current mode control DC/DC converter. The error amplifier is a transconductance amplifier with a g_M of 130 μ A/V. A typical compensation circuit could be type II (R_c and C_c) to have a phase margin between 60° and 90° , or type III (R_c and C_c and C_{ff} to improve the converter transient response. C_{Roll} adds a high frequency pole to attenuate high-frequency noise when needed. It may also prevent noise coupling from other rails if there is possibility of cross coupling in between rails when layout is very compact.




Figure 35. Loop Compensation Scheme

Product Folder Links: TPS652510



To calculate the external compensation components follow the following steps:

	TYPE II CIRCUIT	TYPE III CIRCUIT
Select switching frequency that is appropriate for application depending on L, C sizes, output ripple, EMI concerns and etc. Switching frequencies around 500 kHz yield best trade off between performance and cost. When using smaller L and C, switching frequency can be increased. To optimize efficiency, switching frequency can be lowered.		Type III circuit recommended for switching frequencies higher than 500 kHz.
Select cross over frequency (f_c) to be at least 1/5 to 1/10 of switching frequency (f_s).	Suggested $f_c = f_s/10$	Suggested $f_c = f_s/10$
Set and calculate R _c .	$R_C = \frac{2\pi \cdot fc \cdot Vo \cdot Co}{g_M \cdot Vref \cdot gm_{ps}}$	$R_C = \frac{2\pi \cdot fc \cdot Co}{g_M \cdot gm_{ps}}$
Calculate C_c by placing a compensation zero at or before the converter dominant pole $fp = \frac{1}{C_O \cdot R_L \cdot 2\pi}$	$C_c = \frac{R_L \cdot Co}{R_c}$	$C_c = \frac{R_L \cdot Co}{R_c}$
Add C_{Roll} if needed to remove large signal coupling to high impedance CMP node. Make sure that $fp_{Roll} = \frac{1}{2 \cdot \pi \cdot R_C \cdot C_{Roll}}$ is at least twice the cross over frequency.	$C_{Roll} = \frac{\operatorname{Re} sr \cdot Co}{R_C}$	$C_{Roll} = \frac{\operatorname{Re} sr \cdot Co}{R_C}$
Calculate $C_{\rm ff}$ compensation zero at low frequency to boost the phase margin at the crossover frequency. Make sure that the zero frequency (fz _{ff}) is smaller than equivalent soft-start frequency (1/T _{ss}).	NA	$C_{ff} = \frac{1}{2 \cdot \pi \cdot fz_{ff} \cdot R_{1}}$

Slope Compensation

The device has a built-in slope compensation ramp. The slope compensation can prevent sub harmonic oscillations in peak current mode control.

Power Good

The PGOOD pin is an open drain output. The PGOOD pin is pulled low when any buck converter is pulled below 85% of the nominal output voltage. The PGOOD is pulled up when both buck converters' outputs are more than 90% of its nominal output voltage.

Product Folder Links: TPS652510

The default reset time is 100 ms. The polarity of the PGOOD is active high.



Current Limit Protection

Figure 36 shows the (peak) inductor current limit for Buck 1. The typical limit can be approximated with the following graph.




Figure 36. Buck 1

Figure 37 shows the (peak) inductor current limit for Buck 2. The typical limit can be approximated with the following graph.




Figure 37. Buck 2

Copyright © 2011–2013, Texas Instruments Incorporated

Figure 38 shows the (peak) inductor current limit for Buck 3. The typical limit can be approximated with the following graph.




Figure 38. Buck 3

The current limit should be set by using either the TYP or MIN line. If using the TYP line, ensure that limit trips at the MIN line are acceptable for your application. When setting high-side current limit to large current values, ensure that the additional load immediately prior to an overcurrent condition will not cause the switching node voltage to exceed 20 V. Additionally, ensure during worst case operation, with all bucks loaded immediately prior to current limit, the maximum virtual junction temperature of the device does not exceed 125°C.

All converters operate in hiccup mode: Once an over-current lasting more than 10 ms is sensed in any of the converters, they will shut down for 10 ms and then the start-up sequencing will be tried again. If the overload has been removed, the converter will ramp up and operate normally. If this is not the case the converter will see another over-current event and shuts-down again repeating the cycle (hiccup) until the failure is cleared.

If an overload condition lasts for less than 10 ms, only the relevant converter affected will shut-down and re-start and no global hiccup mode will occur.

Overvoltage Transient Protection

The device incorporates an overvoltage transient protection (OVP) circuit to minimize voltage overshoot. The OVP feature minimizes the output overshoot by implementing a circuit to compare the FB pin voltage to OVTP threshold which is 109% of the internal voltage reference. If the FB pin voltage is greater than the OVTP threshold, the high side MOSFET is disabled preventing current from flowing to the output and minimizing output overshoot. When the FB voltage drops lower than the OVTP threshold which is 107%, the high side MOSFET is allowed to turn on the next clock cycle.

Low Power/Pulse Skipping Operation

When a buck synchronous converter operates at light load or standby conditions, the switching losses are the dominant source of power losses. Under these load conditions, TPS652510 uses a pulse skipping modulation technique to reduce the switching losses by keeping the power transistors in the off-state for several switching cycles, while maintaining a regulated output voltage. Figure 39 shows the output voltage and load plus the inductor current.






Figure 39. Low Power/Pulse Skipping

During the burst mode, the converter continuously charges up the output capacitor until the output voltage reaches a certain limit threshold. The operation of the converter in this interval is equivalent to the peak inductor current mode control. In each switch period, the main switch is turned on until the inductor current reaches the peak current limit threshold. As the load increases the number of pulses increases to make sure that the output voltage stays within regulation limits. When the load is very light the low power controller has a zero crossing detector to allow the low side mosfet to operate even in light load conditions. The transistor is not disabled at light loads. A zero crossing detection circuit will disable it when inductor current reverses. During the whole process the body diode does not conduct but is used as blocking diode only.

During the skipping interval, the upper and lower transistors are turned off and the converter stays in idle mode. The output capacitors are discharged by the load current until the moment when the output voltage drops to a low threshold.

The choice of output filter will influence the performance of the low power circuit. The maximum ripple during low power mode can be calculated as:

$$V_{OUT_RIPPLE} = \frac{K_{RIP}T_S}{C_{OUT}} \tag{9}$$

Where K_{RIP} is 1.4 for Buck1 and 0.7 for Buck2 and Buck3. TS can be calculated as:

$$T_S = \frac{0.35}{\left[\left(\frac{V_{IN} - V_{OUT}}{L} \right) \frac{V_{OUT}}{V_{IN}} \right]} \tag{10}$$

Power Dissipation

The total power dissipation inside TPS652510 should not to exceed the maximum allowable junction temperature of 125°C. The maximum allowable power dissipation is a function of the thermal resistance of the package (R_{JA}) and ambient temperature. To calculate the temperature inside the device under continuous loading use the following procedure:

- 1. Define the set voltage for each converter.
- 2. Define the continuous loading on each converter. Make sure do not exceed the converter maximum loading.
- 3. Determine from the graphs below the expected losses in watts per converter inside the device. The losses depend on the input supply, the selected switching frequency, the output voltage and the converter chosen.

Product Folder Links: TPS652510






Figure 40. Power Dissipation Curves

4. To calculate the maximum temperature inside the IC use the following formula:

$$T_{HOT_SPOT} = T_A + P_{DIS} \times \Theta_{JA}$$
 (11)

Where:

T_A is the ambient temperature

P_{DIS} is the sum of losses in all converters

 Θ_{JA} is the junction to ambient thermal impedance of the device and it is heavily dependant on board layout

Thermal Shutdown

The device implements an internal thermal shutdown to protect itself if the junction temperature exceeds 160°C. The thermal shutdown forces the device to stop switching when the junction temperature exceeds thermal trip threshold. Once the die temperature decreases below 140°C, the device reinitiates the power up sequence. The thermal shutdown hysteresis is 20°C.

3.3-V and 6.5 LDO Regulators

The following ceramic capacitor (X7R/X5R) should be connected as close as possible to the described pins:

- 4.7 μF to 10 μF for V7V pin 28
- 3.3 μF to 10 μF for V3V pin 29

Submit Documentation Feedback

Copyright © 2011–2013, Texas Instruments Incorporated

www.ti.com

Layout Recommendation

Layout is a critical portion of PMIC designs.

- Place tracing for output voltage and LX on the top layer and an inner power plane for VIN.
- Fit also on the top layer connections for the remaining pins of the PMIC and a large top side area filled with ground.
- The top layer ground area should be connected to the internal ground layer(s) using vias at the input bypass
 capacitor, the output filter capacitor and directly under the TPS652510 device to provide a thermal path from
 the PowerPad land to ground.
- For operation at full rated load, the top side ground area together with the internal ground plane, must provide adequate heat dissipating area.
- There are several signals paths that conduct fast changing currents or voltages that can interact with stray inductance or parasitic capacitance to generate noise or degrade the power supplies performance. To help eliminate these problems, the VIN pin should be bypassed to ground with a low ESR ceramic bypass capacitor with X5R or X7R dielectric. Care should be taken to minimize the loop area formed by the bypass capacitor connections, the VIN pins, and the ground connections. Since the LX connection is the switching node, the output inductor should be located close to the LX pins, and the area of the PCB conductor minimized to prevent excessive capacitive coupling.
- The output filter capacitor ground should use the same power ground trace as the VIN input bypass capacitor. Try to minimize this conductor length while maintaining adequate width.
- The compensation should be as close as possible to the CMPx pins. The CMPx and ROSC pins are sensitive
 to noise so the components associated to these pins should be located as close as possible to the IC and
 routed with minimal lengths of trace.

Product Folder Links: TPS652510



REVISION HISTORY

Changes from Revision A (September 2011) to Revision B	ge
Changed Functional Block Diagram image	3
Changed Terminal Function descriptions for V7V and V3V	5
Added F_PWM to Absolute Maximum Ratings	6
Changed INPUT SUPPLY UVLO AND INTERNAL SUPPLY VOLTAGE parameters	7
Added I _{3V} and I _{7V} limits	7
Changed V _{IH} and V _{IL} limits	7
Changed FEEDBACK, REGULATION, OUTPUT STAGE parameters	7
Changed Equation 5	15
Changed Type III Circuit description for first row	18
Changed	18
Changed Current Limit Protection section	19
Changed Figure 36	19
Changed Figure 37	19
Changed Figure 38	20
Changed current limit description	20
Changed Figure 40	
Changed 3.3-V and 6.5 LDO Regulators section	

www.ti.com 23-May-2025

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
TPS652510RHAR	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510
TPS652510RHAR.A	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510
TPS652510RHAR.B	Active	Production	VQFN (RHA) 40	2500 LARGE T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510
TPS652510RHAT	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510
TPS652510RHAT.A	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510
TPS652510RHAT.B	Active	Production	VQFN (RHA) 40	250 SMALL T&R	Yes	NIPDAU	Level-3-260C-168 HR	-40 to 85	TPS 652510

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 4-Feb-2015


TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS652510RHAR	VQFN	RHA	40	2500	330.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2
TPS652510RHAT	VQFN	RHA	40	250	180.0	16.4	6.3	6.3	1.1	12.0	16.0	Q2

www.ti.com 4-Feb-2015




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins SPQ		Length (mm)	Width (mm)	Height (mm)	
TPS652510RHAR	VQFN	RHA	40	2500	367.0	367.0	38.0	
TPS652510RHAT	VQFN	RHA	40	250	210.0	185.0	35.0	

6 x 6, 0.5 mm pitch


PLASTIC QUAD FLATPACK - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated