

9-Channel Level Shifter With Gate Voltage Shaping and Discharge Functions

FEATURES

- 9-Channel Level Shifter Supports 6 × CLK, VST, ODD, and EVEN Signals
- Organized as Two Groups of 7 + 2 Channels
- Separate Positive Supplies (V_{GHX}) for Each Group
- V_{GHX} Levels up to 38V
- V_{GL} Levels Down to –13V
- Panel DISCHARGE Function
- Suitable for 4-Phase and 6-Phase Applications
- Gate Voltage Shaping on Channels 1 to 6
- Supports Single and Multiple Flicker Clocks
- Peak Output Currents greater than 500mA
- 28-Pin 5×5 mm QFN Package

APPLICATIONS

- LCD Displays Using Gate-in-Panel (GIP) Technology

DESCRIPTION


The TPS65192 is a 9 channel level-shifter intended for use in LCD display applications such as TVs and monitors. The device converts the logic-level signals generated by the Timing Controller (T-CON) to the high-level signals used by the display panel.

The 9 level shifter channels are organized as two groups. Channels 1 through 7 are powered from V_{GH1} and V_{GL} , and channels 8 and 9 are powered from V_{GH2} and V_{GL} . Each level-shifter channel features low impedance output stages that achieve fast rise and fall times even when driving the capacitive loading typically present in LCD display applications.

Level shifter channels 1 through 6 support gate voltage shaping, which can be used to improve picture quality by reducing image sticking. Novel decoding logic enables a single flicker clock signal to control gate voltage shaping for all CLK channels without the need for synchronization. The device also supports the use of multiple flicker clocks. The rate of decay is set by an external resistor or resistor network connected to the RE pin.

A tenth level shifter channel specially configured with a comparator input stage allows designers to implement panel discharging during power-down.

BLOCK DIAGRAM



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

ORDERING INFORMATION⁽¹⁾

T _A	ORDERING	PACKAGE	PACKAGE MARKING
–40°C to 85°C	TPS65192RHDR	28-Pin QFN	TPS65192

(1) The device is supplied taped and reeled, with 3000 devices per reel.

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		VALUE	UNIT
Supply voltage ⁽²⁾	V _{GH1} , V _{GH2}	–0.3 to 45	V
	V _{GL}	0.3 to –15	V
Input voltage ⁽²⁾	IN1 through IN9, V _{SENSE} , FLK1, FLK2, FLK3	–0.3 to 7.0	V
	RE	–0.3 to 45	V
Output current	RE	0.1	A
ESD rating	HBM	2	kV
	MM	200	V
	CDM	700	V
Continuous power dissipation		See Dissipation Rating Table	
Operating ambient temperature range		–40 to 85	°C
Operating junction temperature range		–40 to 150	°C
Storage temperature range		–65 to 150	°C
Lead temperature (soldering, 10 sec)		300	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the GND pin.

DISSIPATION RATINGS

PACKAGE	θ _{JA}	T _A ≤25°C POWER RATING	T _A =70°C POWER RATING	T _A =85°C POWER RATING
28-Pin QFN ⁽¹⁾	35°C/W	3.57W	2.29W	1.86W

- (1) This data is based on using a JEDEC High-K board with the exposed die pad connected to a Cu pad on the board connected to the ground plane by a 2x3 thermal via matrix.

RECOMMENDED OPERATING CONDITIONS

		MIN	TYP	MAX	UNIT
V _{GH1} , V _{GH2}	Positive supply voltage range	12	30	38	V
V _{GL}	Negative supply voltage range	–13	–7	–2	V
T _A	Operating ambient temperature	–40		85	°C
T _J	Operating junction temperature	–40		125	°C

ELECTRICAL CHARACTERISTICS


 $V_{GH1} = V_{GH2} = 30V$; $V_{GL} = -7V$; $T_A = -40^{\circ}C$ to $85^{\circ}C$; typical values are at $25^{\circ}C$ (unless otherwise noted).

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
I _{GH1}	V _{GH1} Supply current	IN1 to IN7 = GND; V _{SENSE} = 0V		0.35	3	mA
I _{GH2}	V _{GH2} Supply current	IN8 and IN9 = GND; V _{SENSE} =0V		0.012	1	mA
I _{GL}	V _{GL} Supply current	IN1 to IN9 = GND; V _{SENSE} = 0V		0.144	4	mA
V _{UVLO}	Undervoltage lockout threshold	V _{GH1} rising	10.5		13.5	V
V _{HYS}	Undervoltage lockout hysteresis	V _{GH1} falling		450		mV
LEVEL SHIFTERS						
I _{OUTX}	Output current	Continuous; OUT1 to OUT7		±15		mA
		Peak; OUT1 to OUT7		±300	±650	
		Continuous; OUT8 and OUT9, DISCHARGE		±15		mA
		Peak; OUT8 an OUT9, DISCHARGE		±150	±250	
I _{INX}	Input current	IN1 to IN9 = GND			±1	μA
		IN1 to IN9 = 3.3 V			±1	
V _{IH}	High level input voltage	IN1 to IN9			2.0	V
V _{IL}	Low level input voltage	IN1 to IN9	0.5			V
V _{DROPH}	Output voltage drop high	OUT1 to OUT7; I _{LOAD} = 10 mA		0.12	0.4	V
		OUT8 and OUT9, DISCHARGE; I _{LOAD} = 10 mA		0.36	1.0	
V _{DROPL}	Output voltage drop low	OUT1 to OUT7; I _{LOAD} = −10 mA		0.07	0.3	V
		OUT8 and OUT9, DISCHARGE; I _{LOAD} = −10 mA		0.17	1.0	
t _R	Rise time	OUT1 to OUT7; C _{LOAD} = 4.7 nF ⁽¹⁾		275	520	ns
		OUT8 and OUT9; C _{LOAD} = 4.7 nF ⁽¹⁾		761	1000	
t _F	Fall time	OUT1 to OUT7; C _{LOAD} = 4.7nF ⁽¹⁾		220	370	ns
		OUT8 and OUT9; C _{LOAD} = 4.7 nF ⁽¹⁾		526	850	
t _{PH}	Propagation delay	Rising edge, C _L = 150 pF			60	ns
t _{PL}		Falling edge, C _L = 150 pF			60	
GATE VOLTAGE SHAPING						
t _{PH}	Propagation delay – gate voltage shaping enabled	FLK falling			100	ns
t _{SU}	Set-up time	Time active IN signals must be stable before falling edge of FLK			70	ns
r _{DS(on)}	Resistance between OUT and RE pins			70	100	Ω
I _{LEAK}	Leakage current from RE pin				±10	μA
DISCHARGE						
V _{SENSE}	Discharge voltage sense threshold	V _{SENSE} falling	1.275	1.5	1.725	V
I _{SENSE}	Discharge voltage sense input current	V _{SENSE} = 2V			±1	μA
V _{HYS}	Discharge voltage sense hysteresis	V _{SENSE} rising		40		mV

(1) Rise and fall times are measured between 10% and 90% of the waveform's amplitude.

DEVICE INFORMATION

PIN ASSIGNMENT



PIN FUNCTIONS

PIN		I/O	DESCRIPTION
NAME	NO.		
IN9	1	I	Level shifter channel 9 input. Connect this pin to GND, if not used.
IN8	2	I	Level shifter channel 8 input. Connect this pin to GND, if not used.
IN7	3	I	Level shifter channel 7 input. Connect this pin to GND, if not used.
IN6	4	I	Level shifter channel 6 input. Connect this pin to GND, if not used.
IN5	5	I	Level shifter channel 5 input. Connect this pin to GND, if not used.
IN4	6	I	Level shifter channel 4 input. Connect this pin to GND, if not used.
IN3	7	I	Level shifter channel 3 input. Connect this pin to GND, if not used.
IN2	8	I	Level shifter channel 2 input. Connect this pin to GND, if not used.
IN1	9	I	Level shifter channel 1 input. Connect this pin to GND, if not used.
VGH1	10	P	Positive supply voltage for level shifter channels 1 through 7 and discharge function. Bypass this pin with a parallel combination of 10μF and 100nF ceramic capacitors.
VGL	11	P	Negative supply voltage. Bypass this pin with a parallel combination of 10μF and 100nF ceramic capacitors.
VGH2	12	P	Positive supply voltage for level shifter channels 8 and 9. Bypass this pin with a parallel combination of 10μF and 100nF ceramic capacitors.
OUT1	13	O	Level shifter channel 1 output. Leave this pin floating, if not used.
OUT2	14	O	Level shifter channel 2 output. Leave this pin floating, if not used.
OUT3	15	O	Level shifter channel 3 output. Leave this pin floating, if not used.
OUT4	16	O	Level shifter channel 4 output. Leave this pin floating, if not used.
OUT5	17	O	Level shifter channel 5 output. Leave this pin floating, if not used.
OUT6	18	O	Level shifter channel 6 output. Leave this pin floating, if not used.
OUT7	19	O	Level shifter channel 7 output. Leave this pin floating, if not used.

PIN FUNCTIONS (continued)

PIN		I/O	DESCRIPTION
NAME	NO.		
OUT8	20	O	Level shifter channel 8 output. Leave this pin floating, if not used.
OUT9	21	O	Level shifter channel 9 output. Leave this pin floating, if not used.
DISCHARGE	22	O	Panel discharge output. Leave this pin floating, if not used.
GND	23	P	Ground.
RE	24	O	Gate voltage shaping discharge resistor connection. Leave this pin floating, if not used.
FLK3	25	I	Gate voltage shaping flicker clock input for channels 3 and 6. Connect this pin to GND if not used.
FLK2	26	I	Gate voltage shaping flicker clock input for channels 2 and 5. Connect this pin to GND if not used.
FLK1	27	I	Gate voltage shaping flicker clock input for channels 1 and 4. Connect this pin to GND if not used.
VSENSE	28	I	Panel discharge voltage sense. Connect this pin to GND, if not used.
Exposed Thermal Die	Pad	P	Connect to VGL

TYPICAL CHARACTERISTICS
TABLE OF GRAPHS

		FIGURE
Output Rise and Fall Time	Channels 1 to 7, $C_L = 4.7$ nF, rising edge	Figure 1
	Channels 1 to 7, $C_L = 4.7$ nF, falling edge	Figure 2
	Channels 8 to 9, $C_L = 4.7$ nF, rising edge	Figure 3
	Channels 8 to 9, $C_L = 4.7$ nF, falling edge	Figure 4
	Channels 1 to 7, $C_L = 8$ pF, rising edge	Figure 5
	Channels 1 to 7, $C_L = 8$ pF, falling edge	Figure 6
	Channels 8 to 9, $C_L = 8$ pF, rising edge	Figure 7
	Channels 8 to 9, $C_L = 8$ pF, falling edge	Figure 8
Propagation Delay	IN to OUT, channels 1 to 7, $C_L = 150$ pF, rising edge	Figure 9
	IN to OUT, channels 1 to 7, $C_L = 150$ pF, falling edge	Figure 10
	IN to OUT, channels 8 to 9, $C_L = 150$ pF, rising edge	Figure 11
	IN to OUT, channels 8 to 9, $C_L = 150$ pF, falling edge	Figure 12
	FLK to OUT, channels 1 to 6, $C_L = 150$ pF, RE = 1 k Ω	Figure 13
Output Current	Channels 1 to 7, $C_L = 10$ nF	Figure 14
	Channels 8 to 9, $C_L = 10$ nF	Figure 15
Panel Discharge	Power-on sequencing	Figure 16
	Power-off-sequencing	Figure 17




Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.




Figure 7.






Figure 8.

OUTPUT FALL TIME
CHANNELS 8-9, $C_{OUT} = 8\text{ pF}$




5 ns/div
Figure 9.

PROPAGATION DELAY – FALLING
IN-OUT, CHANNELS 1-7, $C_{OUT} = 8\text{ pF}$




10 ns/div
Figure 10.

PROPAGATION DELAY – RISING
IN-OUT, CHANNELS 8-9, $C_{OUT} = 8\text{ pF}$



10 ns/div
Figure 11.

PROPAGATION DELAY – FALLING
IN-OUT, CHANNELS 8-9, $C_{OUT} = 8\text{ pF}$



100 ns/div
Figure 12.




Figure 13.




Figure 14.




Figure 15.




Figure 16.




Figure 17.

DETAILED DESCRIPTION

LEVEL SHIFTERS

The 9 level shifter channels in the TPS65192 are divided into two groups. Channels 1 through 7 are powered from V_{GH1} and V_{GL} , channels 8 and 9 are powered from V_{GH2} and V_{GL} . Channels 1 to 6 support gate shaping and channels 7 through 9 do not (see the block diagram on page 1).

Figure 18 contains a simplified block diagram of one channel with gate voltage shaping.




Figure 18. Level Shifter Channel With Gate Voltage Shaping

On the rising edge of IN , Q_1 turns on, Q_2 and Q_3 turn off, and OUT is driven to V_{GH1} . On the falling edge of FLK , Q_1 turns off, Q_3 is turned on, and the panel now discharges through Q_3 and R_E (see Figure 19). On the falling edge of IN , Q_2 turns on and Q_3 turns off, and OUT is driven to V_{GL} . This sequence is repeated in turn for each channel.




Figure 19. Gate Voltage Shaping Timing Diagram

The alternative configuration shown in Figure 20 can be used to define a minimum gate voltage reached during gate voltage shaping.




Figure 20. Alternative Gate Voltage Shaping Circuit Configuration

In this circuit, resistors R_{E1} and R_{E2} define both the rate of change of gate voltage decay and the minimum gate voltage V_{MIN} . Using the Thevenin equivalent, the operating parameters of Figure 20 are easily expressed as follows:

$$V_{MIN} = V_{VGH1} \times \left(\frac{R_{E2}}{R_{E1} + R_{E2}} \right)$$

$$R_E = \frac{R_{E1} \times R_{E2}}{R_{E1} + R_{E2}} \quad (1)$$

FLICKER CLOCKS

The gate voltage shaping control logic in the TPS65192 allows the device to be used with one, two or three flicker clock signals, according to the application requirements.

In 6-phase applications where one signal controls gate voltage shaping for six CLK channels, the flicker clock should be connected to FLK1 and the unused pins FLK2 and FLK3 connected to GND.

In 6-phase applications where three signals control gate voltage shaping for six CLK channels, the flicker clock for channels 1 and 4 should be connected to FLK1, the flicker clock for channels 2 and 5 connected to FLK2, and the flicker clock for channels 3 and 6 connected to FLK3.

In 4-phase applications where two signals control gate voltage shaping for four CLK channels, the flicker clock for phases 1 and 3 should be connected to FLK1, the flicker clock for phases 2 and 4 connected to FLK2, and the unused pin FLK3 connected to GND. The unused pins IN 3 and IN6 should be connected to V_{LOGIC} . Alternatively, IN3 can be connected to IN2 and IN6 connected to IN5; this arrangement can simplify PCB layout. Typical schematics for each of the above cases are included in the *Applications* section of this data sheet.

Gate voltage shaping is started by the falling edge of the FLK signal(s), which must occur during a valid part of the clock waveform. For 6-phase systems, this means the last 60° of the clock waveform; for 4-phase systems, this means the last 90° of the clock waveform (see [Figure 21](#) and [Figure 22](#)). Falling edges of the FLK signal(s) occurring outside the valid part of the clock waveform are ignored. The rising edge of the FLK signal(s) has no effect, regardless of when it occurs.

Note that gate voltage shaping is disabled when the voltage applied to the VSENSE pin is less than V_{REF} .




Figure 21. FLK Falling Edge Validity, 6-Phase Applications




Figure 22. FLK Falling Edge Validity, 4-Phase Applications

LEVEL SHIFTERS WITHOUT GATE VOLTAGE SHAPING

Channels 7 through 9 do not support gate voltage shaping and are controlled only by the logic level applied to their IN_x pin. Figure 23 contains a block diagram of a channel that does not support gate voltage shaping.




Figure 23. Block Diagram of Level Shifter Without Gate Voltage Shaping

PANEL DISCHARGE

The TPS65192 contains a function for discharging the display panel during power-down. The discharge function comprises a comparator and a level shifter (see Figure 24). During normal operation, the voltage applied to the VSENSE pin is greater than V_{REF} , the output of the level shifter is low, and the DISCHARGE signal is at V_{GL} . During power-down, when the voltage applied to the VSENSE pin falls below V_{REF} , the level shifter output goes high and the DISCHARGE signal tracks V_{GH1} as it discharges (see Figure 16 and Figure 17). Note that gate voltage shaping is disabled when the voltage applied to the VSENSE pin is less than V_{REF} .




Figure 24. Panel Discharge Function Block Diagram

Suitable values for resistors R_1 and R_2 in Figure 24 can be calculated as follows:

$$R_1 = R_2 \times \left(\frac{V_X}{V_{REF}} - 1 \right) = R_2 \times \left(\frac{V_X}{1.5 \text{ V}} - 1 \right) \quad (2)$$

Where V_X is the voltage used to activate/deactivate the discharge function.

For most applications, a value between 1kΩ and 10kΩ for R_2 can be used (R_1 depends on the value of R_2 and the value of V_X).

APPLICATION INFORMATION

Power Supply Decoupling

For proper performance, it is recommended that each power supply rail be decoupled with high quality ceramic decoupling capacitors placed as close to the IC supply pins as possible. The exact values used should be optimized for each application, but a parallel combination of 10 μ F and 100nF is a good place to start.

PCB LAYOUT

The output stages of the TPS65192 are capable of sinking and sourcing high peak currents – greater than 500mA in typical applications – and care must be taken during PCB layout to ensure that this performance can be achieved in practice. In particular, the high rates of change of current occurring at the rising and falling edges of each output require stray inductance to be minimized. This is most easily achieved by routing the output signals using short, wide PCB tracks (as far as this is possible) and using a low impedance ground plane on the other side of the board to conduct return currents. Tracks between the decoupling capacitors and the corresponding power supply pins should also be kept short and wide as possible.

PCB layout must also be adequate from a thermal as well as electrical point of view. The TPS65192 is supplied in a 28-pin QFN package designed to eliminate the need for heat sinks to dissipate the power generated in the IC. The package, shown in [Figure 25](#), is designed so that the lead-frame die pad is exposed on the bottom of the IC, thereby providing an extremely low thermal resistance path between the die and the exterior of the package ($R_{\theta JC}$).




Figure 25. Section View of a QFN Package

Copper areas in and on a PCB act as heat sinks for the QFN device; however, signal routing typically restricts access to the power pad on the top layer of the PCB. In typical applications, therefore, the main copper area used to conduct heat away from the IC is on the bottom layer.

TI recommends placing thermal vias in the solder mask defined thermal pad to transfer heat from the top layer of the PCB to the inner or bottom layer used for heat sinking. The recommended via diameter is 0.3mm or less, and via spacing 1mm (see [Figure 26](#)). For the 5 × 5 mm QFN package used for the TPS65192, five thermal vias are typically used.




Figure 26. Recommended Thermal Via Spacing

The thermal vias should make their connection to the bottom (or internal) copper plane with a complete connection around the entire circumference of the plated through hole, and a ring of exposed copper (0.05mm wide) around the vias at the bottom of the copper plane. It is not recommended to cover the vias with solder mask as this can cause excessive voiding, and nor is it recommended to use a thermal relief web or spoke connection as this impedes the conduction path to the other layers (see Figure 27).



Figure 27. Thermal Via Connection at the Bottom Layer

In any design, the copper areas used as heat sinks should be made as large as possible.

The power pad of the TPS65192 is electrically connected to VGL and therefore must not be connected to the PCB's ground plane.

For more detailed information concerning the thermal performance of QFN packages and recommendations about how to mount the ICs on a PCB, refer to the following application reports:

SLOA122	<i>QFN Layout Guidelines</i>
SLUA271A	<i>QFN/SON PCB Attachment</i>

APPLICATION CIRCUITS




Figure 28. Typical 6-Phase HD TV Application with One Flicker Clock




Figure 29. Typical 6-Phase F-HD TV Application with Three Flicker Clocks




Figure 30. Typical 4-Phase Monitor Application with Two Flicker Clocks

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS65192RHDR	Active	Production	VQFN (RHD) 28	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65192
TPS65192RHDR.B	Active	Production	VQFN (RHD) 28	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	TPS 65192

- ⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).
- ⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.
- ⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.
- ⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.
- ⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.
- ⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS65192RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.1	8.0	12.0	Q2
TPS65192RHDR	VQFN	RHD	28	3000	330.0	12.4	5.3	5.3	1.5	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS65192RHDR	VQFN	RHD	28	3000	346.0	346.0	33.0
TPS65192RHDR	VQFN	RHD	28	3000	353.0	353.0	32.0


GENERIC PACKAGE VIEW

RHD 28

VQFN - 1 mm max height



5 x 5 mm, 0.5 mm pitch

PLASTIC QUAD FLATPACK - NO LEAD



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

4204400/G



4226146/A 08/2020


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.


RHD0028B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 18X



SOLDER MASK DETAILS

4226146/A 08/2020

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RHD0028B

VQFN - 1 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 29
76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4226146/A 08/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated