











### TPS62134A, TPS62134B, TPS62134C, TPS62134D

SLVSC20E - JANUARY 2015-REVISED OCTOBER 2016

# TPS62134x, 17-V Input, Step-down Converter With Low-Power Mode Input for Intel **Skylake Platform**

#### **Features**

- DCS-Control™ Architecture
- Supports Low-Power Mode for System Standby
- Power Save Mode for Light Load Efficiency
- Selectable Fixed Output Voltage (0.7 V to 1.05 V)
- Low Power Mode Logic Input
- Quiescent Current of 20 µA
- Input Voltage Range: 3 V to 17 V
- Output Current: up to 3.2 A
- Programmable Soft Start
- Power Good Output
- Short Circuit Protection
- Single-ended Remote Sense
- Thermal Shutdown Protection
- Available in a 3-mm × 3-mm, VQFN-16 Package

## **Applications**

- Intel Skylake™ Platform Ultrabook, Notebook, PC
- Standard 12-V Rail Supply
- POL Supply from 1 to 4 Cells Li-Ion Battery
- Solid-State Disk Drive
- **Embedded System**

## 3 Description

The TPS62134x family of devices is an easy-to-use, synchronous step-down DC-DC converter, compatible with Intel Skylake platform applications such as Ultrabooks<sup>™</sup> and notebooks. The high performance DCS-Control™ architecture provides fast transient response as well as high output voltage accuracy.

With a wide operating input-voltage range of 3 to 17 V, the devices are ideally suited for systems powered from either a Li-lon or other batteries as well as from 12-V intermediate power rails. The devices have a low-power mode where the output voltage is reduced by using the LPM pin. In addition, the devices support dynamic output-voltage change by using the VIDx pins. The LPM and VIDx pins help the system minimize power consumption in different operating modes.


The output-voltage startup ramp is controlled by the SS pin. The power sequencing is configurable by the enable (EN) and power good (PG) pins. In powersave mode, the devices show guiescent current of approximately 20 µA which maintains high efficiency over the entire load range. Short circuit protection and thermal shutdown protect the IC and external components from heavy current when the output is shorted to ground. The device is available in a 3-mm × 3-mm 16-pin VQFN package with thermal pad.

### Device Information<sup>(1)</sup>


PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS62134A		
TPS62134B	VOEN	2 00 2 00
TPS62134C	VQFN	3.00mm x 3.00mm
TPS62134D		

(1) For all available packages, see the orderable addendum at the end of the data sheet.

### **Typical Application Circuit**



### TPS62134A Efficiency



Features ...... 1

Applications ...... 1

2



Table of C	ontents
------------	---------

3	Description 1		9.2 Typical Application	12
4	Revision History2	10	Power Supply Recommendations	17
5	Device Comparison Table3	11	Layout	
6	Pin Configuration and Functions3		11.1 Layout Guidelines	
7	Specifications4		11.2 Layout Example	
	7.1 Absolute Maximum Ratings 4		11.3 Thermal Considerations	
	7.2 ESD Ratings	12	Device and Documentation Support	
	7.3 Recommend Operating Conditions 4		12.1 Device Support	
	7.4 Thermal Information		12.2 Documentation Support	
	7.5 Electrical Characteristic5		12.3 Related Links	
	7.6 Typical Characteristics6		12.4 Receiving Notification of Documentation U	
8	Detailed Description 7		12.5 Community Resources	
	8.1 Overview 7		12.6 Trademarks	
	8.2 Functional Block Diagram 7		12.7 Electrostatic Discharge Caution	
	8.3 Feature Description 8	40	12.8 Glossary	21
	8.4 Device Functional Modes11	13	Mechanical, Packaging, and Orderable Information	21
			inormation	21
4	Revision History			
Cha	nges from Revision D (April 2015) to Revision E			Page
• /	Added Note to Power-Good Output (PG). PG blanking time	condition	1 for TPS62134A and TPS62134C	9
Cha	nges from Revision C (January 2015) to Revision D			Page
Ona	inges from Revision & (buildary 2010) to Revision b			ı agc
• /	Added the Program Output Voltage with External Resistor D	oivider se	ection	14
Cha	nges from Revision B (August 2014) to Revision C			Page
	Changed the Device Information table			
	Added the Device Comparison Table			
• 1	Moved the Storage temperature From the Handling Ratings	table to	the Absolute Maximum Ratings <sup>(1)</sup> table	4
• (	Changed the Handling Ratings table to the ESD Ratings tab	le		4
• (	Changed the Output voltage accuracy, PSM mode MAX value	ue From	2% To: 3%, Add test condition: $\overline{LPM}$ = High.	5
	3		3	
۵.				_
Chai	nges from Revision A (August 2014) to Revision B			Page
• /	Add new device to Device Comparison Table			3
• (	Jpdated the <i>Functional Block Diagram</i> image			<mark>7</mark>
• /	Add new device to Table 1			9
	Jpdated the Figure 16 in the Application Curves section			
• (	Jpdated Equation 8			17
Cha	nges from Original (August 2014) to Revision A			Page
	Switched the pin names of pin 8 and 9 in the <i>Pin Functions</i>	table		




# 5 Device Comparison Table

PART NUMBER	PACKAGE MARKING	OUTPUT VOLTAGE
TPS62134A	134A	
TPS62134B	134B	Con Table 4
TPS62134C	134C	See Table 1
TPS62134D	134D	

# 6 Pin Configuration and Functions

#### RGT Package 16-Pin VQFN With Thermal Pad Top View



### **Pin Functions**

	PIN	TYPE	DESCRIPTION		
NO.	NAME	TTPE	DESCRIPTION		
1	vos	I	Output voltage sense pin and connection for the control loop circuitry. The VOS pin must be connected directly at the output capacitor.		
3	SW	PWR	This pin is a switch node and is connected to the internal MOSFET switches. Connect an inductor between the SW pin and output capacitor.		
4	PG	0	Output power-good pin. The PG pin is an open drain and requires a pullup resistor. If this pin is not in use, leave it floating.		
5	FBS	1	Output-voltage feedback pin. This pin is used for a positive remote sense of the load voltage. The FBS pin must be connected close to the load-supply node on the output bus.		
6	AGND — Analog ground pin. The AGND pin must be connected directly to the exposed thermal pad and control ground plane.		Analog ground pin. The AGND pin must be connected directly to the exposed thermal pad and common ground plane.		
7	SS	0	Soft-start pin. An external capacitor connected to this pin sets the soft-start time.		
8	VID1		Output-voltage selection pins (VIDx).		
9	9 VID0		Output-voltage selection pins (vibx).		
10	AVIN	1	Supply-voltage pin for the internal control circuitry. Connect the AVIN pin to the same source as the PVIN pin.		
11 12	PVIN	PWR	Supply-voltage pins for the internal power stage.		
13	EN	I	Enable and disable input pin. An internal pulldown resistor maintains logic-level low if the pin is floating.		
14	LPM	I_	Low-power-mode input pin.		
15 16	PGND	_	Power ground. The PGND pin must be connected directly to the exposed thermal pad and common ground plane.		
_	Exposed Thermal Pad	_	The exposed thermal pad must be connected to the AGND (6) pin, PGND (15 and 16) pins, and common ground plane. The thermal pad must be soldered to achieve appropriate power dissipation and mechanical reliability.		

Copyright © 2015–2016, Texas Instruments Incorporated



## 7 Specifications

## 7.1 Absolute Maximum Ratings<sup>(1)</sup>

over operating junction temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Voltage at pins (2)	AVIN, PVIN	-0.3	20	
	EN, SW	-0.3	V <sub>I</sub> + 0.3	<b>V</b>
	SS, PG, VOS, VID0, VID1, TPM	-0.3	7	V
	FBS	-0.3	3	
Sink current	PG	0	2	mA
Operating junction temperature, T <sub>J</sub>		-40	150	°C
Storage temperature, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### 7.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 (1)	±2000	
V <sub>(ESD)</sub>	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101 (2)	±500	V

<sup>(1)</sup> JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

## 7.3 Recommend Operating Conditions

over operating junction temperature range, unless otherwise noted.

				MIN	MAX	UNIT
$V_{I}$	Input voltage (AVIN, PVIN)			3	17	V
$V_{(PG)}$	PG pin pullup resistor voltage		0	6	V	
	Output current	3 V ≤ V <sub>I</sub> < 5 V		0	3	
IO		5 V ≤ V <sub>I</sub> ≤ 17 V		0	3.2	A
TJ	Operating junction temperature			-40	125	°C

## 7.4 Thermal Information

		TPS62134x	
	THERMAL METRIC <sup>(1)</sup>	RGT (VQFN)	UNIT
		16 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	44.2	
R <sub>θ</sub> JC(top)	Junction-to-case (top) thermal resistance	51.0	
$R_{\theta JB}$	Junction-to-board thermal resistance	16.6	°C/W
ΨЈΤ	Junction-to-top characterization parameter	0.9	-C/VV
ΨЈВ	Junction-to-board characterization parameter	16.6	
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	3.7	

(1) For more information about traditional and new thermal metrics, see the IC Package Thermal Metrics application report.

<sup>(2)</sup> All voltage values are with respect to network ground pin.

<sup>(2)</sup> JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



## 7.5 Electrical Characteristic


 $T_J = -40$  °C to 125 °C and  $V_I = 3$  V to 17 V. Typical values at  $V_I = 12$  V and  $T_J = 25$  °C, unless otherwise noted.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY						
VI	Input voltage range		3		17	V
IQ	Operating quiescent current	EN = High, no load, device not switching T <sub>J</sub> = -40 °C to 85 °C		20	35	μA
u.		T <sub>J</sub> = 125 °C			58	·
I <sub>SD</sub>	Shutdown current into AVIN and PVIN	EN = Low $T_J = -40 ^{\circ}C \text{ to } +85 ^{\circ}C$		2	9	μA
02		T <sub>J</sub> = 125 °C			18	
V	I Indonvoltago lockout throshold	V <sub>I</sub> falling	2.6	2.7	2.8	V
$V_{(UVLO)}$	Undervoltage lockout threshold	V <sub>I</sub> rising	2.8	2.9	3	V
T <sub>SD(th)</sub>	Thermal shutdown threshold	T <sub>J</sub> rising		160		°C
T <sub>SD(hys)</sub>	Thermal shutdown hysteresis	T <sub>J</sub> falling		20		°C
CONTRO	L (EN, SS, PG, VIDx, TPM)					
V <sub>IH</sub>	High-level input threshold voltage (EN, VIDx, LPM)		0.8	0.54		V
V <sub>IL</sub>	Low-level input threshold voltage (EN, VIDx, LPM)			0.47	0.3	V
R <sub>(PD)</sub>	Pull down resistor at EN, VIDx, LPM	EN, VIDx, <u>LPM</u> = low		400		kΩ
R <sub>(DIS)</sub>	Output discharge resistor	EN = Low, V <sub>O</sub> = 1 V		20		kΩ
I <sub>lkg</sub>	Input leakage current at EN, VIDx, LPM	EN, VIDx, $\overline{\text{LPM}}$ = 3.3 V		0.01	1	μΑ
V	Dower good throubold DC voltage	V <sub>O</sub> rising	736	760	760 784	\/
$V_{TH(PG)}$	Power good threshold DC voltage	V <sub>O</sub> falling	696	720	752	mV
V <sub>OL(PG)</sub>	Power good output low voltage	$I_{(PG)} = -2 \text{ mA}$		0.07	0.3	V
I <sub>lkg(PG)</sub>	Input leakage current at PG	V <sub>(PG)</sub> = 1.8 V		1	400	nA
•	Dower good dolay time	PG rising		140		
t <sub>d(PG)</sub>	Power good delay time	PG falling		20		μs
I <sub>(SS)</sub>	SS pin source current		2.3	2.5	2.7	μΑ
POWER S	SWITCH					
r <sub>DS(on_H)</sub>	High-side MOSFET on-resistance	V <sub>I</sub> ≥ 6 V		90	170	<b>~</b> 0
r <sub>DS(on_L)</sub>	Low-side MOSFET on-resistance	V <sub>I</sub> ≥ 6 V		40	70	mΩ
IL	High-side MOSFET DC current-limit	V <sub>I</sub> ≥ 5 V, T <sub>J</sub> = 25 °C	3.6	4.4	5.4	
I <sub>L(LOW)</sub>	High-side MOSFET DC current-limit at low output voltage	$V_0 \le 0.3 \text{ V}$		1.6		Α
OUTPUT						
I <sub>lkg(FBS)</sub>	Input leakage current at FBS	V <sub>(FBS)</sub> = 1.1 V		1	100	nA
	Output welliams array	PWM mode	-1%		1%	
$V_{O(A)}$	Output voltage accuracy	PSM mode, $\overline{\text{LPM}} = \text{High}^{(1)}$	-1%		3%	
$\Delta V_{O(\Delta IO)}$	Load regulation <sup>(2)</sup>	V <sub>I</sub> = 7.2 V, I <sub>O</sub> = 0.5 A to 3.2 A		0.01		%/A
$\Delta V_{O(\Delta VI)}$	Line regulation <sup>(2)</sup>	3 V ≤ V <sub>I</sub> ≤ 17 V, I <sub>O</sub> = 1 A		0.003		%/V

<sup>(1)</sup> This is the accuracy provided by the device itself (line and load regulation effects are not included). External components effective value: L = 1  $\mu$ H and C<sub>(OUT)</sub> = 47  $\mu$ F. (2) Line and load regulation depend on external component selection and layout.



## 7.6 Typical Characteristics






## 8 Detailed Description

#### 8.1 Overview

The TPS62134x synchronous switched-mode power converters are based on DCS-Control™ (direct control with seamless transition into power-save mode), an advanced regulation topology that combines the advantages of hysteretic, voltage-mode, and current-mode control including an AC loop that is directly associated to the output voltage. This control loop uses information about output voltage changes and feeds the information directly to a fast comparator stage. The control loop provides immediate response to dynamic load changes. For accurate DC load regulation, a voltage feedback loop is used. The internally compensated regulation network achieves fast and stable operation with small external components and low ESR capacitors.

The DCS-Control™ topology supports PWM (pulse width modulation) mode for medium and heavy load conditions and a power-save mode (PSM) at light loads. During PWM mode, the devices operate at the nominal switching frequency in continuous conduction mode (CCM). This frequency is approximately 1 MHz (typical) with a controlled frequency variation depending on the input voltage. If the load current decreases, the converter enters PSM to sustain high efficiency down to very light loads. In PSM, the switching frequency decreases linearly with the load current. Because DCS-Control™ supports both operation modes within one single building block, the transition from PWM to PSM is seamless without effects on the output voltage.

### 8.2 Functional Block Diagram





### 8.3 Feature Description

### 8.3.1 Enable and Shutdown (EN)

When the EN pin is set high, the device begins operation. The EN pin allows sequencing from a host or power-good output of another device.

The devices enter shutdown mode if the EN pin is pulled low with a shutdown current of 2  $\mu$ A (typical). During shutdown, the internal power MOSFETs as well as the entire control circuitry are turned off. The output capacitor is smoothly discharged by a 20-k $\Omega$  internal resistor through the VOS pin. An internal pulldown resistor of approximately 400 k $\Omega$  is connected and maintains EN logic low, if the pin is floating. The pulldown resistor is disconnected if the EN pin is high.

### 8.3.2 Undervoltage Lockout (UVLO)

If the input voltage drops, the undervoltage lockout prevents misoperation of the device by switching off both power MOSFETs. The UVLO threshold is set to 2.7 V (typical). The device is fully operational for voltages above the UVLO threshold and turns off if the input voltage trips the threshold. The converter begins operation again when the input voltage exceeds the threshold by a hysteresis of 200 mV (typical).

## 8.3.3 Soft-Start (SS) Circuitry

The internal soft-start circuitry controls the output-voltage slope during startup. This control avoids excessive inrush current and ensures a controlled output-voltage rise time. The control also prevents unwanted voltage drops from high-impedance power sources or batteries. When the EN pin is set high to begin device operation, the device begins switching after a delay of approximately 50  $\mu$ s and  $V_O$  rises up to the nominal value set by the VIDx pins with a slope controlled by an external capacitor connected to the SS pin. Leave the SS pin floating for the fastest startup.

The device can startup into a pre-biased output. During monotonic pre-biased startup, both power MOSFETs are not allowed to turn on until the internal ramp of the device sets an output voltage above the pre-bias voltage.

If the device is in shutdown mode, undervoltage lockout, or thermal shutdown, an internal resistor pulls the SS pin down to ensure a proper low level. Returning from those states causes a new startup sequence.

#### 8.3.4 Switch Current-Limit and Short Circuit Protection

The TPS62134x family of devices is protected against heavy load and short circuit events. If an output short circuit is detected (V<sub>O</sub> drops below 0.3 V), the switch current limit is reduced to 1.6 A (typical). If the output voltage rises above 0.4 V, the device operates in normal operation again.

At heavy loads, the current-limit determines the maximum output current. The current-limit supports output currents of 3 A with input voltages below 5 V and 3.2 A with higher input voltages. If the peak current-limit ( $I_L$ ) is reached, the high-side MOSFET is turned off. Avoiding shoot-through current, the low-side MOSFET is switched on to sink the inductor current. The high-side MOSFET turns on again, only if the current in the low-side MOSFET has decreased below the low-side current-limit threshold of 3.2 A (typical).

Because of the internal propagation delay, the actual peak current of the high-side switch typically occurs above the DC value listed in the *Electrical Characteristic* table, especially in low duty-cycle applications. Use *Equation 1* to calculate the dynamic current-limit.

$$I_{L(dynamic)} = I_L + \frac{V_I - V_O}{L} \times 30 \text{ ns}$$
(1)

## 8.3.5 Output Voltage and LPM Logic Selection (VIDx and LPM)

The output voltage of the TPS62134x family of devices is selected by two VIDx pins and one  $\overline{\text{LPM}}$  pin as listed in Table 1. A pulldown resistor of 400 k $\Omega$  is internally connected to the VIDx pins and  $\overline{\text{LPM}}$  pin to ensure a proper logic level if the pin is high impedance or floating. The pulldown resistors are disconnected if the pins are pulled High.



### **Feature Description (continued)**

The device has a low power mode (LPM) where the output voltage is reduced or disabled by using the  $\overline{LPM}$  pin. While the  $\overline{LPM}$  pin is asserted, the PG output remains high impedance. The device also achieves a dynamic output-voltage change by using the VIDx pins. This feature helps the system to minimize power consumption in standby or idle mode. The TPS62134B/D devices provide the full current even if the output voltage is set at 0.7 V in LPM mode.

Table 1. Output Voltage Selection

PART NUMBER (INTEL SKYLAKE VRs)	LPM LOGIC	VID1 LOGIC	VID0 LOGIC	OUTPUT VOLTAGE (V)
	0	х	х	0 (LPM)
	1	0	0	0.850
TPS62134A (V <sub>CC(IO)</sub> Rail)	1	0	1	0.875
(*CC(IO) 1.caii)	1	1	0	0.950
	1	1	1	0.975
	0	х	х	0.7 (LPM)
	1	0	0	0.80
TPS62134B (V <sub>CC(PRIM_CORE)</sub> Rail)	1	0	1	0.85
(VCC(PRIM_CORE) TCCII)	1	1	0	0.90
	1	1	1	0.95
	0	х	х	0 (LPM)
	1	0	0	0.80
TPS62134C (V <sub>CC(EDRAM)</sub> / V <sub>CC(EOPIO)</sub> Rail)	1	0	1	0.95
(VCC(EDRAM) / VCC(EOPIO) IXAII)	1	1	0	1.00
	1	1	1	1.05
	0	х	х	0.7 (LPM)
	1	0	0	0.85
TPS62134D (V <sub>CC(PRIM_CORE)</sub> Rail)	1	0	1	0.90
(*CC(PRIM_CORE) *COII)	1	1	0	0.95
	1	1	1	1.00

#### 8.3.6 Power-Good Output (PG)

The TPS62134x family of devices has a built-in power-good indicator. The PG signal can be used for startup sequencing of multiple rails. The PG pin is an open-drain output that requires a pullup resistor to any voltage below 6 V. The device has a fixed power-good threshold of 760 mV (rising edge) and 720 mV (falling edge). The PG rising edge has a delay time of 140  $\mu$ s (typical) and a falling edge has a delay time of 20  $\mu$ s (typical). The PG pin can sink 2-mA of current and maintain the specified logic low level. Table 2 lists the PG logic status in different operation conditions. The PG pin can be left floating if not used.

In LPM, the PG signal is latched as high impedance. When the device exits LPM, the PG has a 500-µs blanking time to ensure that the output voltage returns to the nominal value.

#### NOTE

For the TPS62134A and TPS62134C, if LPM is exited when the output voltage is between 0.5 V to 0.75 V, the PG pin may not have its 500-µs blanking time and may go briefly low as the output voltage returns to its set-point. To avoid this behavior, do not enter LPM or adjust the load and/or output capacitance or add an extra output discharge circuit to avoid this output voltage range when LPM is exited.

The TPS62134A and TPS62134C are not recommended for new Skylake or KabyLake, Intel designs. The TPS62134B or TPS62134D should be used in their place. These parts are pin to pin compatible facilitating a simple replacement. See *Table 1* for VID related changes.

Copyright © 2015–2016, Texas Instruments Incorporated



**Table 2. Power Good Logic** 

	PG LOGIC STATUS		
CONDITIONS		HIGH IMPEDANCE	LOW
Cachia	EN = high, $\overline{\text{LPM}}$ = high, $V_O > 760 \text{ mV}$	<b>V</b>	
Enable	$EN = high, \overline{LPM} = high, V_O < 720 \text{ mV}$		√
LPM	$EN = high, \overline{LPM} = low$	√	
LPM, TPS62134B/D	$EN = high, \overline{LPM} = Low, V_O < 0.3 V$		√
Shutdown	EN = Low		√
Thermal shutdown			√
UVLO	0.5 V < V <sub>(AVIN)</sub> < V <sub>(UVLO)</sub>		√
Power supply removal	V <sub>(AVIN)</sub> < 0.5 V	<b>V</b>	

## 8.3.7 Single-Ended Remote Sense (FBS)

The devices allow a single-ended remote sense by connecting the FBS pin at the load. This function overcomes the parasitic resistance of the PCB traces and achieves an improved output-voltage regulation at the load. Avoid any noise coupled into the FBS trace. Use a solid ground plane to connect the ground return of the load with the AGND and PGND pins of the device. Connect the AGND and PGND pins directly to exposed thermal pad of the device. Figure 3 shows an example.




Figure 3. Remote Sense Connection

### 8.3.8 Thermal Shutdown

The junction temperature  $(T_J)$  of the device is monitored by an internal temperature sensor. If  $T_J$  exceeds 160°C (typical), the device goes into thermal shutdown. Both the high-side and low-side power MOSFETs are turned off. When  $T_J$  decreases below the hysteresis of 20°C, the converter resumes normal operation, beginning with a soft start.



#### 8.4 Device Functional Modes

### 8.4.1 PWM Operation and Power Save Mode

The device operates with pulse width modulation (PWM) in medium and heavy load with a fixed on-time circuitry  $(t_{on})$ . Use Equation 2 to calculate the on-time in steady-state operation.

$$t_{on} = 1 \,\mu s \times \frac{V_O}{V_I} \tag{2}$$

The typical PWM switching frequency is 1 MHz. The frequency variation in PWM is controlled and depends on  $V_I$ ,  $V_O$ , and the inductance. The switching frequency decreases with the input voltage to improve the efficiency in small duty-cycle applications.

To maintain high efficiency at light loads, the device enters PSM at the boundary to discontinuous conduction mode (DCM). In PSM, the switching frequency decreases linearly with the load current maintaining high efficiency. Use Equation 3 to calculate the switching frequency in PSM mode.

$$f_{S(PSM)} = \frac{2 \times I_O}{t_{on}^2 \times \frac{V_I}{V_O} \times \frac{V_I - V_O}{L}}$$
(3)

See Figure 12 for the switching frequency variation over load and input voltage.



## 9 Application and Implementation

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS62134x family of devices are synchronous step-down converters based on the DCS-Control™ topology. The following section discusses the design of the external components to complete the power-supply design for power rails in the Intel Skylake platform.

## 9.2 Typical Application




Figure 4. TPS62134A Typical Application

#### 9.2.1 Design Requirements

The design guideline provides component selection to operate the device within the values listed in the *Recommend Operating Conditions* section. Meanwhile, the design meets the time and slew rate requirements of the Intel Skylake platform for  $V_{CC(IO)}$ ,  $V_{CC(PRIM\_CORE)}$ ,  $V_{CC(EDRAM)}$ , and  $V_{CC(EOPIO)}$  rails. Table 3 lists the components used for the curves in the *Application Curves* section.

**DESCRIPTION MANUFACTURER** REFERENCE TPS62134x High efficiency step down converter ΤI Inductor, 1 µH, XFL4020-102ME Coilcraft L1 C1 Ceramic capacitor, 22 µF, GRM21BR61E226ME44L Murata C2 Ceramic capacitor, 47 µF, GRM21BR60J476ME15L Murata С3 Ceramic capactor, 470 pF, GRM188R71H471KA01D Murata R3 Resistor, 499 k $\Omega$ Standard

**Table 3. List of Components** 

## 9.2.2 Detailed Design Procedure

#### 9.2.2.1 Output Filter Selection

The first step of the design procedure is the selection of the output-filter components. The combinations listed in Table 4 are used to simplify the output filter component selection.



Table 4. Recommended LC Output Filter Combinations<sup>(1)</sup>

INDUCTOR	OUTPUT CAPACITOR									
INDUCTOR	22 µF	47 μF	100 μF	200 μF	400 μF					
0.47 µH										
1 μH		√(2)	√	√						
2.2 µH										

- (1) The values in the table are nominal values, including device tolerances.
- (2) This LC combination is the standard value and recommended for most applications.

#### 9.2.2.2 Inductor Selection

The inductor selection is affected by several effects such as inductor-ripple current, output-ripple voltage, PWM-to-PSM transition point, and efficiency. In addition, the selected inductor must be rated for appropriate saturation current and DC resistance (DCR). Use Equation 4 to calculate the maximum inductor current under static load conditions.

$$\begin{split} &I_{(L)}max = I_{O}max + \frac{\Delta I_{(L)}max}{2} \\ &\Delta I_{(L)}max = \frac{V_{O}}{L_{min} \times f_{S}} \times \left(1 - \frac{V_{O}}{V_{I}}\right) \end{split}$$

#### where

- I<sub>(L)</sub>max is the maximum inductor current
- $\Delta I_{(L)}$ max is the maximum peak-to-peak inductor ripple current
- L<sub>min</sub> is the minimum effective inductor value
- f<sub>S</sub> is the actual PWM switching frequency

Calculating the maximum inductor current using the actual operating conditions gives the minimum saturation current. A margin of approximately 20% is recommended to be added. The inductor value also determines the load current at which power save mode is entered:

$$I_{O(PSM)} = \frac{\Delta I_{(L)}}{2} \tag{5}$$

Table 5 lists inductors that are recommended to use with the TPS62134x device.

Table 5. List of Inductors

TYPE	INDUCTANCE (µH)	CURRENT (A)	DIMENSIONS (L × B × H, mm)	MANUFACTURER
XFL4020-102ME	1 µH	4.7	4 × 4 × 2	Coilcraft
DFE252012F	1 μH	5.0	2.5 × 2 × 1.2	Toko
DFE201612E	1 µH	4.1	2 × 1.6 × 1.2	Toko
PISB25201T	1 µH	3.9	2.5 × 2 × 1	Cyntec
PIME031B	1 µH	5.4	3.1 × 3.4 × 1.2	Cyntec

#### 9.2.2.3 Output Capacitor

The recommended value for the output capacitor is 47  $\mu$ F. The architecture of the TPS62134x family of devices allows the use of tiny ceramic output capacitors which have low equivalent series resistance (ESR). These capacitors provide low output-voltage ripple and are recommended. Using an X7R or X5R dielectric is recommended to maintain low resistance up to high frequencies and to achieve narrow capacitance variation with temperature. Using a higher value can have some advantages such as smaller voltage ripple and a tighter DC output accuracy in PWM. See *Optimizing the TPS62130/40/50/60/70 Output Filter*, SLVA463 for additional information.

Note that in power save mode, the output voltage ripple depends on the output capacitance, ESR, and peak inductor current. Using ceramic capacitors provides small ESR and low ripple.

(4)

(6)



### 9.2.2.4 Input Capacitor

For most applications, using a capacitor with a value of 22 µF is a recommended. Larger values further reduce input-current ripple. The input capacitor buffers the input voltage for transient events and also decouples the converter from the supply. A ceramic capacitor which has low ESR is recommended for best filtering and should be placed between the PVIN and PGND pins and as close as possible to those pins.

#### 9.2.2.5 Soft-Start Capacitor

A capacitor connected between the SS pin and the AGND pin allows a user programmable startup slope of the output voltage. A constant current source supports 2.5  $\mu$ A to charge the external capacitance. Use Equation 6 to calculate the capacitor value required for a given soft-start time.

$$C_{(SS)} = t_{(SS)} \times \frac{2.5 \ \mu A}{V_O}$$

where

- C<sub>(SS)</sub> is the capacitance (F) required at the SS pin
- t<sub>(SS)</sub> is the desired soft-start time (s)

Leave the SS pin floating for fastest startup.

### 9.2.2.6 Program Output Voltage with External Resistor Divider

The TPS62134x family of devices extends the output voltage range by an external resistor divider, shown in Figure 5. The output voltage is then set by Equation 7.

$$V_{O} = V_{FBS} \times \left(1 + \frac{R1}{R2}\right)$$

where

V<sub>FRS</sub> is the FBS pin voltage setting by the VIDx pins, as shown in Table 1 (7)

The maximum output voltage must be less than 1.9 V. The required feed forward capacitor, C4, improves the loop stability performance. 5 pF is sufficient for most of applications with the R1 and R2 values shown. R1, R2 and C4 must be located close to the IC.





Figure 5. TPS62134C 1.1-V Output





### 9.2.3 Application Curves

 $T_A = 25^{\circ}C$  and  $V_I = 7.2$  V, unless otherwise noted.










 $I_{(COIL)} = 1 \text{ A/div}$   $Time = 5 \text{ } \mu\text{s/div}$   $V_O = 0.95 \text{ V}$   $I_O = 50 \text{ mA}$ 

 $V_{(SW)} = 10 \text{ V/div}$ 

 $V_O = 20 \text{ mV/div, AC}$ 

Figure 13. TPS62134A Output Ripple








Figure 14. TPS62134A Output Ripple

Figure 15. TPS62134A Startup and Shutdown







 $R_{(LOAD)} = 0.47 \Omega$ 

Figure 16. TPS62134A Load Transient

Figure 17. TPS62134C LPM Entry and Exit







## 10 Power Supply Recommendations

The device is designed to operate from an input voltage supply range between 3 V and 17 V. Use Equation 8 to calculate the average input current of the TPS62134x device.

$$I_{l} = \frac{1}{\eta} \times \frac{V_{O} \times I_{O}}{V_{l}} \tag{8}$$

Ensure that the input power supply has a sufficient current rating for the application.



## 11 Layout

### 11.1 Layout Guidelines

- TI recommends to place all components as close as possible to the device. Ensure that the input capacitor placement is as close as possible to the PVIN and PGND pins of the device.
- The VOS pin is noise sensitive and must be routed short and directly to the output of the output capacitor. This routing minimizes switch node jitter and ensures reliability.
- The direct common-ground connection of the AGND and PGND pins to the exposed thermal pad and the system ground (ground plane) is mandatory. To enhance heat dissipation of the device, the exposed thermal pad should be connected to bottom or internal layer ground planes using vias.
- Use wide and short traces for the main current paths to reduce the parasitic inductance and resistance.
- The capacitor on the SS pin should be placed close to the device and connected directly to those pins and the AGND pin.
- The inductor should be placed close to the SW pins, keeping this area small.
- Finally, the ground of the output capacitor should be located close to the PGND pins of the device.
- See Figure 19 for an example of component placement, routing, and thermal design.

## 11.2 Layout Example




Figure 19. TPS62134x Layout Example





### 11.3 Thermal Considerations

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependent issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

The following lists three basic approaches for enhancing thermal performance:

- Improving the power dissipation capability of the PCB design
- · Improving the thermal coupling of the component to the PCB by soldering the exposed thermal pad
- Introducing airflow in the system

For more details on how to use the thermal parameters, see the application notes, *Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs* (SZZA017), and *Semiconductor and IC Package Thermal Metrics* (SPRA953).

Copyright © 2015–2016, Texas Instruments Incorporated



## 12 Device and Documentation Support

### 12.1 Device Support

## 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 Documentation Support

### 12.2.1 Related Documentation

- Optimizing the TPS62130/40/50/60/70 Output Filter, SLVA463
- Semiconductor and IC Package Thermal Metrics, SPRA953
- Thermal Characteristics of Linear and Logic Packages Using JEDEC PCB Designs, SZZA017

#### 12.3 Related Links

The table below lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to sample or buy.

Tal	ole	<b>6.</b>	Rel	atec	Lin	ks
-----	-----	-----------	-----	------	-----	----

PARTS	PRODUCT FOLDER	TECHNICAL DOCUMENTS	TOOLS & SOFTWARE	SUPPORT & COMMUNITY
TPS62134A	Click here	Click here	Click here	Click here
TPS62134B	Click here	Click here	Click here	Click here
TPS62134C	Click here	Click here	Click here	Click here
TPS62134D	Click here	Click here	Click here	Click here

### 12.4 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.5 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.6 Trademarks

DCS-Control, the DCS-Control, E2E are trademarks of Texas Instruments. Skylake, Ultrabooks are trademarks of Intel.
All other trademarks are the property of their respective owners.

### 12.7 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.





### 12.8 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.





www.ti.com

23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
	,	( )			(-,	(4)	(5)		(-)
TPS62134ARGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A
TPS62134ARGTR.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A
TPS62134ARGTT	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A
TPS62134ARGTT.B	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134A
TPS62134BRGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B
TPS62134BRGTR.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B
TPS62134BRGTT	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B
TPS62134BRGTT.B	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134B
TPS62134CRGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C
TPS62134CRGTR.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C
TPS62134CRGTT	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C
TPS62134CRGTT.B	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134C
TPS62134DRGTR	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D
TPS62134DRGTR.B	Active	Production	VQFN (RGT)   16	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D
TPS62134DRGTT	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D
TPS62134DRGTT.B	Active	Production	VQFN (RGT)   16	250   SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	134D

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.



# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025

(6) Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadran
TPS62134ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134ARGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134ARGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134ARGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134BRGTT	VQFN	RGT	16	250	180.0	12.5	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134CRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTR	VQFN	RGT	16	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTT	VQFN	RGT	16	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS62134DRGTT	VQFN	RGT	16	250	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2



www.ti.com 23-May-2025



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS62134ARGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134ARGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134ARGTT	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62134ARGTT	VQFN	RGT	16	250	338.0	355.0	50.0
TPS62134BRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134BRGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134BRGTT	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62134BRGTT	VQFN	RGT	16	250	205.0	200.0	33.0
TPS62134CRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134CRGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134CRGTT	VQFN	RGT	16	250	338.0	355.0	50.0
TPS62134CRGTT	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62134DRGTR	VQFN	RGT	16	3000	552.0	346.0	36.0
TPS62134DRGTR	VQFN	RGT	16	3000	338.0	355.0	50.0
TPS62134DRGTT	VQFN	RGT	16	250	552.0	185.0	36.0
TPS62134DRGTT	VQFN	RGT	16	250	338.0	355.0	50.0



www.ti.com 23-May-2025

## **TUBE**



\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS62134ARGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134ARGTR.B	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134ARGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134ARGTT.B	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134BRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134BRGTR.B	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134BRGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134BRGTT.B	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134CRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134CRGTR.B	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134CRGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134CRGTT.B	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134DRGTR	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134DRGTR.B	RGT	VQFN	16	3000	381	4.83	2286	0
TPS62134DRGTT	RGT	VQFN	16	250	381	4.83	2286	0
TPS62134DRGTT.B	RGT	VQFN	16	250	381	4.83	2286	0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.







PLASTIC QUAD FLATPACK - NO LEAD




### NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
  2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated