

TPS61383-Q1 Automotive 400kHz, 40V, 30A Boost Converter With Buck/LDO Charger and Battery State of Health Detection

1 Features

- AEC-Q100 qualified for automotive applications
 - Device temperature grade 1: -40°C to 125°C ambient operating temperature range
- **Functional Safety-Capable**
 - [Documentation available to aid functional safety system design](#)
- I2C programmable buck/LDO charger
 - Supports charger input voltage (VOUT pin) up to 20V, 40V absolute maximum to withstand load dump
 - Wide battery voltage operating range: 0V to 12V
 - Supports multi-chemistry battery charging profile of 1-5 cell NiMH, 1-2 cell Li-Ion, LiFePO₄, 1-4 cell super capacitor
 - Programmable charging current up to 5A
 - Charge 25F super capacitor from 0V to 8.1V within 20s, fast charge for e-latch application
 - Programmable NiMH charging timer up to 32h
 - NTC input to monitor battery temperature
- Programmable boost converter supporting 12V car battery backup power system
 - Programmable output voltage range: 5V to 12V
 - Programmable average current limit: 5A to 30A
 - backup battery (BUB) voltage in boost mode: 0.5V to 12V
 - Minimum 3V for start-up when $V_{out} < 2.8\text{V}$
 - 1V start-up when $V_{out} > 2.8\text{V}$
 - $< 20\mu\text{s}$ automatic transition into the boost mode when 12V system voltage drops
- Backup battery state-of-health (SOH) detection
 - Adjustable discharge current from 0A to 1.5A
 - Multi-signal analog output (AVI pin) of battery voltage, discharge current. and battery temperature
- Lower quiescent current and leakage current
 - $21\mu\text{A}$ quiescent current in standby mode
 - $< 1\mu\text{A}$ shutdown current
 - $< 1\mu\text{A}$ leakage current for pins connected to the backup battery
- EMI mitigation
 - 400kHz fix switching frequency
 - Optional programmable spread spectrum
- 3mm $\times$ 4mm, 25-pin package with wettable flank

2 Applications

- Emergency call (eCall)
- E-latch

3 Description

The TPS61383-Q1 is a 400kHz, 40V, 30A automotive bi-directional boost converter, buck charger with battery state of health detection function designed for backup power systems like TBOX or eCall. The converter supports absolute maximum voltage up to 40V on the VOUT pin to withstand load-dump condition and supports direct connection with 12V car battery. The TPS61383-Q1 integrates I2C configurable buck/LDO charger supporting NiMH, Li-Ion, LiFePO4, super capacitor.

TPS61383-Q1 integrates boost function that operates over 0.5V to 12V BUB voltage and 5V – 12V output voltage. The device applies fix frequency peak current control scheme with optional spread spectrum to minimize EMI. The boost function supports 5A – 30A programmable average current limit.


The TPS61383-Q1 integrates battery health detection feature, which discharges the battery with a constant current and detects the voltage drop across the battery internal resistance.

The TPS61383-Q1 is available in a 3mm × 4mm QFN package with wettable flank. Care must be taken when designing the PCB with TPS61383-Q1. See also [Layout Example](#).

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS61383-Q1	RAV (WQFN-FCRLF, 24)	4mm × 3mm

- (1) For more information, see [Section 11](#).
- (2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application Circuit

Table of Contents

1 Features	1	7.7 Register 06H: CHGR_SET3.....	56
2 Applications	1	7.8 Register 07H: CHGR_SET4.....	57
3 Description	1	7.9 Register 08H: CHGR_STATUS.....	58
4 Pin Configuration and Functions	3	7.10 Register 09H: SOH_SET1.....	59
5 Specifications	5	7.11 Register 0AH: SOH_SET2.....	60
5.1 Absolute Maximum Ratings.....	5	7.12 Register 0BH: CONTROL_STATUS.....	61
5.2 ESD Ratings.....	5	7.13 Register 0CH: FAULT_CONDITION.....	62
5.3 Recommended Operating Conditions.....	5	7.14 Register 0DH: STATUS_PIN_SET.....	63
5.4 Thermal Information.....	6	7.15 Register 0EH: SW_RST.....	64
5.5 Electrical Characteristics.....	6	8 Application and Implementation	65
5.6 I2C Timing Requirements.....	9	8.1 Application Information.....	65
5.7 Typical Characteristics.....	11	8.2 Typical Application.....	65
6 Detailed Description	16	8.3 Power Supply Recommendations.....	82
6.1 Overview.....	16	8.4 Layout.....	82
6.2 Functional Block Diagram.....	17	9 Device and Documentation Support	86
6.3 Feature Description.....	18	9.1 Device Support.....	86
6.4 Device Functional Modes.....	21	9.2 Documentation Support.....	86
6.5 Programming I ² C Serial Interface.....	46	9.3 Receiving Notification of Documentation Updates....	86
7 Register Maps	49	9.4 Support Resources.....	86
7.1 Register 00H: CHIP_ID.....	50	9.5 Trademarks.....	86
7.2 Register 01H: BOOST_SET1.....	51	9.6 Electrostatic Discharge Caution.....	86
7.3 Register 02H: BOOST_SET2.....	52	9.7 Glossary.....	86
7.4 Register 03H: BOOST_SET3.....	53	10 Revision History	86
7.5 Register 04H: CHGR_SET1.....	54	11 Mechanical, Packaging, and Orderable Information	87
7.6 Register 05H: CHGR_SET2.....	55		

4 Pin Configuration and Functions




Figure 4-1. TPS61383-Q1 RAV WQFN-FCRLF With Wettable Flank Package, 24-Pin (Top View)

Table 4-1. Pin Functions

TERMINAL		TYPE ⁽¹⁾	DESCRIPTION
NAME	RAV		
BUB	1	I	backup battery voltage sensing pin. Connect BUB as close as possible to the positive terminal of the battery for the most accurate voltage sense.
COMP	2	O	External compensation pin. This pin is the output of the transconductance amplifier. Connect a compensation network from the COMP pin to AGND.
AVI	3	O	Analog voltage output pin for battery State of Health (SOH) detection function. AVI pin outputs backup battery voltage, discharge current and backup battery temperature depending on I2C settings. The pin has internal 125kΩ pulldown resistance to AGND when AVI output is disabled.
SCL	4	I	Clock pin for I2C interface
SDA	5	I/O	Data pin for I2C interface
AGND	6	G	Signal ground pin. Connect with PGND (Low side MOSFET source) through 20mil wire or 0Ω resistor. View Section 8.4.2 for detailed GND connection.
EN_CHGR	7	I	Charger function enable pin. Drive this pin high / low to enable / disable the charger function.
STATUS	8	O	STATUS indication output pin. Open drain output for STATUS indication function. Output low when entering boost mode by default. Selectable by I2C to output other signals.
VCC	9	O	Internal regulator output. Used as supply to internal control circuits. Do not connect this pin to any external loads. Connect 2.2 – 4.7μF capacitor from this pin to AGND.
LO	10	O	Gate driver pin for low-side MOSFET
VOUT	11, 12, 13, 14	P	Boost converter output pin
SW	15, 16, 17	P	Device switch pins and the switch node of the regulator. Connect to the low side MOSFET drain.
IL	18, 19, 20, 21	P	Boost converter input pin. Connect to the inductor.

Table 4-1. Pin Functions (continued)

TERMINAL		TYPE ⁽¹⁾	DESCRIPTION
NAME	RAV		
BOOT	22	O	Power supply for the high-side MOSFET gate driver. Connect a 100nF – 470nF capacitor between the SW node and BOOT. An internal diode charges the capacitor while SW node is low.
EN_BST	23	I	Boost function enable pin. Drive this pin high / low to enable / disable the boost function.
TS	24	I	Temperature qualification voltage input pin. Connect a negative temperature coefficient (NTC) thermistor directly from TS to GND (AT103-2 recommended). Charge suspends when the TS pin voltage is out of range.
EP	25	G	Thermal pad. Connect with AGND.

(1) I = Input pin, O = Output pin, P = Power pin, G = Ground pin

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Voltage range at terminals	SW, VOUT	−0.3	40	V
	IL	−0.3	18	V
	BUB, EN_BST, EN_CHGR, STATUS	−0.3	15	V
	LO, TS, AVI, SDA, SCL, VCC, COMP	−0.3	6	V
	BOOT to SW	−0.3	6	V
Junction temperature	T _J	−40	150	°C
Storage temperature	T _{stg}	−65	150	°C

- (1) Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

			VALUE	UNIT
V _(ESD) ⁽¹⁾	Electrostatic discharge	Human-body model (HBM), per AEC Q100-002 ⁽²⁾	±2000	V
		Charged-device model (CDM), per AEC Q100-011, all pins	±500	
V _(ESD) ⁽¹⁾	Electrostatic discharge	Charged-device model (CDM), per AEC Q100-011, corner pins	±750	V

- (1) Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges in to the device.
(2) AEC Q100-002 indicates that HBM stressing must be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{BUB}	Back-up battery voltage range	0.5		12	V
V _{OUT}	Output voltage range	V _{in}		20	V
L	Effective inductance range for 400kHz frequency		2.2		μH
C _I	Effective input capacitance range, (disable BuB voltage loop)	10	30		μF
C _I	Effective input capacitance range, (enable BuB voltage loop), BUB IR<100mohm			10	μF
C _I	Effective input capacitance range, (enable BuB voltage loop), BUB IR<400mohm			5	μF
C _O	Effective output capacitance range	30	220		μF
T _A	Ambient temperature	−40		125	°C
T _J	Junction temperature	−40		150	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾		QFN RAV (24 PINS)	QFN RAV (24 PINS)	UNIT
		Standard	EVM ⁽²⁾	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	40.4	25.49	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	12.0	N/A	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	6.9	N/A	°C/W
Ψ_{JT}	Junction-to-top characterization parameter	0.2	2.4	°C/W
Ψ_{JB}	Junction-to-board characterization parameter	6.9	13.05	°C/W
$R_{\theta JC(bot)}$	Junction-to-case (bottom) thermal resistance	23.6	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application note.

(2) Measured on TPS61383QEVm-167, 4-layer, 2oz copper, 116mm × 76mm PCB.

5.5 Electrical Characteristics

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{BUB} = 3.6\text{V}$ and $V_{OUT} = 12\text{V}$ (Charger mode), $V_{OUT} = 12\text{V}$ (boost mode). Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
POWER SUPPLY						
V_{BUB}	Back-up battery voltage range		0		13	V
V_{BUB_UVLO}	Undervoltage lockout threshold	V_{BUB} rising with $V_{OUT} = 0\text{V}$			3	V
		V_{BUB} rising with $V_{OUT} > 5\text{V}$ or $V_{CC} > 4.5\text{V}$, boost mode active			1	V
		V_{BUB} falling with $V_{OUT} > V_{VOUT_UVLO}$, boost mode active			0.6	V
V_{VOUT_UVLO}	Undervoltage lockout threshold	V_{OUT} rising			3.5	V
$V_{VOUT_UVLO_HYS}$	V_{VOUT_UVLO} hysteresis				300	mV
$I_{Q_STANDBY}$	Quiescent current into BUB pin at standby mode	Boost enabled, charger disabled, SOH disabled, Open load, No switching, $V_{out_target} = 12\text{V}$, $V_{OUT} = 13\text{V}$ to 18V , T_J up to 85°C , V_{out} is pre-biased.		0.01	0.1	μA
	Quiescent current into VOUT pin at standby mode	Boost enabled, charger disabled, SOH disabled, Open load, No switching, $V_{out_target} = 12\text{V}$, $V_{OUT} = 13\text{V}$ to 18V , T_J up to 85°C , V_{out} is pre-biased.		21	30	μA
$I_{Q_CHGR_DONE}$	Quiescent current into BUB pin at charge done state	Charger enabled, boost disabled, SOH disabled, Open load, No switching, No active re-charge, $V_{out} = 12\text{V}$, $V_{BUB} > \text{target}$, T_J up to 85°C		0.01	0.1	μA
	Quiescent current into VOUT pin at charge done state	Charger enabled, boost disabled, SOH disabled, Open load, No switching, No active re-charge, $V_{out} = 12\text{V}$, $V_{BUB} > \text{target}$, T_J up to 85°C		21	30	μA
I_{SD}	Shutdown current into BUB pin	$EN_BST = 0$ and $EN_CHGR = 0$, T_J up to 85°C		0.2	1	μA
	Shutdown current into VOUT pin	$EN_BST = 0$ and $EN_CHGR = 0$, T_J up to 85°C		0.5	1	μA
I_{VOUT_LKG}	Leakage current into VOUT pin	$V_{SW} = V_{IL} = 0\text{V}$ and $V_{OUT} = 10\text{V}$ to 18V , IC disabled, T_J up to 85°C		0.15	10	μA
I_{IL_LKG}	Leakage current into IL pin	$V_{SW} = V_{OUT} = 0\text{V}$ and $V_{IL} = 0\text{V}$ to 4.8V , IC disabled, T_J up to 85°C		0.1	10	μA
V_{CC}	Internal regulator output	$I_{CC} = 20\text{mA}$	5	5.2	5.35	V

5.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{BUB} = 3.6\text{V}$ and $V_{OUT} = 12\text{V}$ (Charger mode), $V_{OUT} = 12\text{V}$ (boost mode). Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
BOOST OUTPUT						
V _{OUT}	Output voltage setting range	Programmable by I2C	5		12	V
V _{OUT_PWM} M _{ACY}	Output voltage accuracy	PWM or FPWM	−2.5		2.5	%
V _{OUT_PFM}	PFM mode .Voltage threshold to enter PFM pause phase	PFM		1.5		%
V _{OUT_STANDBY}	Boost mode to standby mode threshold (percentage vs Boost Vout)	Vout rising		6		%
V _{OUT_OVP}	Charger and boost output over voltage protection, rising			20		V
	Charger and boost output over voltage protection, falling		18	19		V
Duty_min_down_mode	Minimum duty at boost mode			8	13.5	%
t _{OFF_min}	Min. off time	Boost mode, low side		100	157	ns
I _{LIM_boost}	Average current limit accuracy in boost mode	I _{LIM_boost} = 5A	4	5	6.5	A
		I _{LIM_boost} = 10A	8	10	12	A
		I _{LIM_boost} = 15A	11	15	19	A
		I _{LIM_boost} = 20A	16	20	25	A
		I _{LIM_boost} = 25A	20	25	31	A
		I _{LIM_boost} = 30A	24	30	37	A
I _{peak_boost}	Absolute peak current limit range in boost mode	I _{LIM_boost} = 5A		10		A
		I _{LIM_boost} = 10A		15		A
		I _{LIM_boost} = 15A		20		A
		I _{LIM_boost} = 20A		25		A
		I _{LIM_boost} = 25A		30		A
		I _{LIM_boost} = 30A		35		A
POWER SWITCH						
R _{DS(on)}	High-side MOSFET on resistance	VCC = 5.0V		20		mΩ
R _{DS(on)}	Isolation MOSFET on resistance	VCC = 5.0V		6		mΩ
f _{SW}	Switching frequency		360	400	440	kHz
GATE DRIVER						
V _{DRV_L}	Low-state voltage drop	100-mA sinking		0.08		V
V _{DRV_H}	High-state voltage drop	VCC – VDRV, 100mA sourcing		0.20		V
CHARGER CC/CV						
V _{BUB}	BUB CV setting voltage range		1.7		12	V
	V _{BUB} accuracy	For Li-ion and LiFePO4,T _J = -20°C to 85°C	−1		1	%
	V _{BUB} accuracy	For Supercap,T _J = -20°C to 85°C	−2		2	%
I _{CC}	Charging current setting range	LDO mode	50		100	mA
		Buck mode	0.15		5	A
T _{on_min}	Minimum Ton for buck mode	fs = 100kHz		100	120	ns
duty fault	Minimum duty in buck mode	fs = 400kHz		1		V
	Maximum duty in buck mode	fs = 400kHz		92.5		%

5.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{BUB} = 3.6\text{V}$ and $V_{OUT} = 12\text{V}$ (Charger mode), $V_{OUT} = 12\text{V}$ (boost mode). Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{CC_ACV}	I_{CC} accuracy	$I_{CC} = 50\text{mA}$ to 100mA , $T_J = -20^{\circ}\text{C}$ to 85°C , LDO Charger	-20		20	%
		$I_{CC} = 1\text{A}$, $T_J = -20^{\circ}\text{C}$ to 85°C , Buck Charger	-15		15	%
		$I_{CC} = 3\text{A}$, $T_J = -20^{\circ}\text{C}$ to 85°C , Buck Charger	-15		15	%
		$I_{CC} = 5\text{A}$, $T_J = -20^{\circ}\text{C}$ to 85°C , Buck Charger	-20		20	%
$V_{BUB_SHORT_RT}$	BUB short circuit voltage rising threshold, per cell for Li-ion battery	V_{BUB} rising, $T_J = -20^{\circ}\text{C}$ to 85°C	2.1	2.2	2.3	V
$V_{BUB_SHORT_RT}$	BUB short circuit voltage rising threshold, per cell for LiFePO4 battery	V_{BUB} rising, $T_J = -20^{\circ}\text{C}$ to 85°C	1.1	1.2	1.3	V
$V_{BUB_SHORT_RT_HYS}$	Hysteresis			170		mV
I_{SHORT}	BUB short current			15		mA
$V_{BUB_LOW_VW}$	Pre-charge to fast-charge transient threshold, per cell for Li-ion battery	V_{BUB} rising, $T_J = -20^{\circ}\text{C}$ to 85°C	2.7	2.8	3	V
$V_{BUB_LOW_VW}$	Pre-charge to fast-charge transient threshold, per cell for LiFePO4 battery	V_{BUB} rising, $T_J = -20^{\circ}\text{C}$ to 85°C	1.9	2	2.1	V
$V_{BUB_LOW_VW_HYS}$	Hysteresis, per cell	V_{BUB} falling		90		mV
$I_{precharge}$	Precharge current	$I_{CC} = 50\text{mA}$ to 100mA , LDO charger		30		mA
		$I_{CC} = 500\text{mA}$ to 5A , Buck charger		20		% I_{CC}
V_{RECHG_HYS}	Battery recharge threshold, per cell for Li-ion battery	V_{BUB} falling, $(V_{BUB_CV} - V_{BUB})/V_{BUB_CV}$, $T_J = -20^{\circ}\text{C}$ to 85°C	1	3	6	%
V_{RECHG_HYS}	Battery recharge threshold, per cell for LiFePO4 battery	V_{BUB} falling, $(V_{BUB_CV} - V_{BUB})/V_{BUB_CV}$, $T_J = -20^{\circ}\text{C}$ to 85°C	3	6	10	%
V_{RECHG_HYS}	Battery recharge threshold, per cell for supercap	V_{BUB} falling, $V_{BUB_CV} - V_{BUB}$, $V_{BUB} = 2.5\text{V}$, $T_J = -20^{\circ}\text{C}$ to 85°C	3	6	10	%
V_{CHG_NIMH}	Battery charge threshold, per cell for NiMH battery	$T_J = -20^{\circ}\text{C}$ to 85°C	1.31	1.34	1.365	V
V_{BUB_OVP}	BUB overvoltage threshold for Li-ion / LiFePO4 / Supercap	Rising, As percentage of V_{BUB} , $T_J = -20^{\circ}\text{C}$ to 85°C	101	104	106	%
V_{BUB_OVP}	BUB overvoltage threshold, per cell for NiMH battery	Rising, $T_J = -20^{\circ}\text{C}$ to 85°C	1.65	1.7	1.75	V
$t_{CHARGING}$	Charging timer accuracy		7	8	9	hr
t_{SAFETY}	Safety timer accuracy		9	10	11.5	hr
$t_{ON_INTERMITTENT}$	On time in intermittent charge			2		s
$t_{OFF_INTERMITTENT}$	Off time in intermittent charge			58		s
BATTERY-PACK NTC MONITOR						
I_{TS_BIAS}	TS nominal bias current	$T_J = -20^{\circ}\text{C}$ to 85°C	35.5	38	40.2	uA
V_{COLD}	Cold temperature threshold	TS pin voltage rising (approx. 0°C)	0.99	1.04	1.09	V
	Cold temperature exit threshold	TS pin voltage falling (approx. 4°C)	0.83	0.88	0.93	V
V_{HOT}	Hot temperature threshold	TS pin voltage falling (approx. 45°C)	176	188	200	mV
	Hot temperature exit threshold	TS pin voltage rising (approx. 40°C)	208	220	232	mV

5.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{BUB} = 3.6\text{V}$ and $V_{OUT} = 12\text{V}$ (Charger mode), $V_{OUT} = 12\text{V}$ (boost mode). Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V_{TS_CLAMP}	TS maximum voltage clamp	TS pin open circuit(float)	2.2	2.6	2.9	V
BATTERY HEALTH DETECTION						
$I_{DISCHARGE}$	Discharge current range		0		1.5	A
	Discharge current accuracy	$T_J = 25^{\circ}\text{C}$	480	500	520	mA
	Discharge current accuracy	$T_J = -20^{\circ}\text{C}$ to 85°C	470	500	520	mA
$V_{DISCHARGE_AVI}$	Discharge current measurement voltage range		0		3.3	V
	Discharge current measurement voltage accuracy	$I_{DISCHARGE} = 500\text{mA}$, ratio = 2, $T_J = 25^{\circ}\text{C}$	-3.2		3.2	%
	Discharge current measurement voltage accuracy	$I_{DISCHARGE} = 500\text{mA}$, ratio = 4, $T_J = 25^{\circ}\text{C}$	-3.2		3.2	%
	Discharge current measurement voltage accuracy	$I_{DISCHARGE} = 500\text{mA}$, ratio = 2, $T_J = -20^{\circ}\text{C}$ to 85°C	-6.5		6.5	%
V_{BUB_AVI}	BUB voltage measurement range		0		3.3	V
	BUB voltage measurement accuracy	$T_J = -20^{\circ}\text{C}$ to 85°C , ratio = 0.5	-0.3		0.15	%
		$T_J = -20^{\circ}\text{C}$ to 85°C , ratio = 1	-0.1		0.1	%
V_{TEMP_AVI}	BUB temperature measurement range		0		3.3	V
	BUB measurement accuracy	$T_J = -20^{\circ}\text{C}$ to 85°C	-0.4		0.6	%
LOGIC INTERFACE						
V_{I2C_IO}	IO voltage range for I2C		1.7		5.5	V
V_{I2C_H}	I ² C input high threshold	$V_{CC} = 2.7\text{V}$ to 5.5V			1.2	V
V_{I2C_L}	I ² C input low threshold	$V_{CC} = 2.7\text{V}$ to 5.5V	0.4			V
V_{EN_H}	EN_BST and EN_CHG logic high threshold	$V_{CC} = 2.7\text{V}$ to 5.5V			1.23	V
V_{EN_L}	EN_BST and EN_CHG logic low threshold	$V_{CC} = 2.7\text{V}$ to 5.5V	0.4			V
THERMAL PROTECTION						
T_{SD}	Thermal shutdown	T_J rising		175		$^{\circ}\text{C}$
T_{SD_HYS}	Thermal shutdown hysteresis			15		$^{\circ}\text{C}$

5.6 I2C Timing Requirements

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 5\text{V}$. Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I2C TIMING						
f_{SCL}	SCL clock frequency		100		1000	kHz
t_{BUF}	Bus free time between a STOP and START condition	Fast mode plus	0.5			μs
$t_{HD(STA)}$	Hold time (repeated) START condition		260			ns
t_{LOW}	Low period of the SCL clock		0.5			μs
t_{HIGH}	High period of the SCL clock		260			ns
$t_{SU(STA)}$	Setup time for a repeated START condition		260			ns
$t_{SU(DAT)}$	Data setup time		50			ns
$t_{HD(DAT)}$	Data hold time		0			μs

5.6 I2C Timing Requirements (continued)

$T_J = -40^{\circ}\text{C}$ to 150°C , $V_{CC} = 5\text{ V}$. Typical values are at $T_J = 25^{\circ}\text{C}$, unless otherwise noted.

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t_{RCL}	Rise time of SCL signal				120	ns
t_{RCL1}	Rise time of SCL signal after a repeated START condition and after an ACK bit				120	ns
t_{FCL}	Fall time of SCL signal				120	ns
t_{RDA}	Rise time of SDA signal				120	ns
t_{FDA}	Fall time of SDA signal				120	ns
$t_{SU(STO)}$	Setup time of STOP condition		260			ns
C_B	Capacitive load for SDA and SCL				200	pF

5.7 Typical Characteristics




Figure 5-1. Boost Efficiency vs Output Current, $V_{OUT} = 6.2V$, PFM




Figure 5-2. Boost Efficiency vs Output Current, $V_{OUT} = 6.2V$, FPWM




Figure 5-3. Boost Efficiency vs Output Current, $V_{OUT} = 8V$, PFM




Figure 5-4. Boost Efficiency vs Output Current, $V_{OUT} = 8V$, FPWM




Figure 5-5. Boost Efficiency vs Output Current, $V_{OUT} = 10V$, PFM




Figure 5-6. Boost Efficiency vs Output Current, $V_{OUT} = 10V$, FPWM

5.7 Typical Characteristics (continued)




Figure 5-7. Boost Efficiency vs Output Current, $V_{OUT} = 12V$, PFM




Figure 5-8. Boost Efficiency vs Output Current, $V_{OUT} = 12V$, FPWM




Figure 5-9. Output Voltage vs Output Current, $V_{OUT} = 6.2V$, PFM




Figure 5-10. Output Voltage vs Output Current, $V_{OUT} = 8V$, PFM




Figure 5-11. Output Voltage vs Output Current, $V_{OUT} = 10V$, PFM




Figure 5-12. Output Voltage vs Output Current, $V_{OUT} = 12V$, PFM

5.7 Typical Characteristics (continued)




Figure 5-13. Charger Efficiency vs BUB Voltage, LiFePO4 Battery, 1Cell




Figure 5-14. Charger Efficiency vs BUB Voltage, LiFePO4 Battery, 1Cell




Figure 5-15. Charger Efficiency vs BUB Voltage, Super Capacitor, 4Cell




Figure 5-16. Switching Frequency Accuracy vs Temperature, FPWM, $V_{BUB} = 3.6V$, $V_{OUT} = 12V$




Figure 5-17. Output Voltage Accuracy vs Temperature, FPWM, $V_{BUB} = 3.6V$, $V_{OUT} = 12V$




Figure 5-18. Quiescent Current into BUB vs BUB Voltage, $V_{OUT} = 12V$

5.7 Typical Characteristics (continued)




Figure 5-19. Quiescent Current into VOUT vs VOUT Voltage, $V_{BUB} = 3.6V$




Figure 5-20. Shutdown Current into BUB vs BUB Voltage, $V_{OUT} = 12V$




Figure 5-21. Shutdown Current into VOUT vs VOUT Voltage, $V_{BUB} = 3.6V$




Figure 5-22. Battery Regulation Voltage Accuracy vs Temperature, $I_{charge} = 100mA$




Figure 5-23. Charge Current Accuracy vs Temperature, $I_{charge} = 100mA$




Figure 5-24. Discharge Current Accuracy vs Temperature, $I_{discharge} = 500mA$

5.7 Typical Characteristics (continued)




Figure 5-25. AVI Pin Discharge Current Output Accuracy vs Temperature, $I_{\text{discharge}} = 500\text{mA}$, Ratio = 2




Figure 5-26. AVI Pin BUB Voltage Output Accuracy vs Temperature, Ratio = 1

6 Detailed Description

6.1 Overview

The TPS61383-Q1 is a bi-directional boost converter, buck charger with battery state-of health (SOH) detection function. The device provides an integrated power structure in backup power systems like TBOX and eCall applications. The converter supports 40V voltage rating on the VOUT pin to withstand load-dump condition and support direct connection with 12V car battery. The converter supports boost function for backup power system. The IC automatically switches to boost mode when a car battery malfunction occurs and voltage drop on the system side is detected.

The TPS61383-Q1 integrates boost function that operates over a wide range of 0.5V to 12V BUB voltage and 5V to 12V programmable output voltage in boost mode. The device uses fix frequency peak current mode control scheme, which provides simplified loop compensation, rapid response to load transients and inherent line voltage rejection. An error amplifier compares the feedback voltage with the internal reference voltage. The output of the error amplifier determines the peak inductor current. The IC also supports 5A – 30A selectable average current limit.


The TPS61383-Q1 integrates an I2C configurable constant-current / constant-voltage (CC/CV) buck / LDO charger to charge the battery. The charger function supports 1 to 5 cell NiMH, 1 to 2 cell Li-Ion, Li-Poly, LiFePO4 and 1 to 4 cell super capacitor. The device supports battery temperature monitor function, which connects the TS pin to battery NTC to detect battery temperature and pauses charging when high and low temperature is detected.

The TPS61383-Q1 integrates a battery state-of health (SOH) detection feature, which discharges the battery with a constant current and detects the voltage drop across the battery internal resistance. By controlling backup battery discharge current by I2C interface and output the detected BUB voltage to MCU, the MCU calculates the internal resistance and diagnoses the battery health.

An internal oscillator operates with fixed 400kHz and provides clock for the IC switching cycle. To minimize EMI, TPS61383-Q1 dithers the switching frequency at $\pm 7\%$ of the 400kHz switching frequency.

The TPS61383-Q1 is available in a 3mm × 4mm QFN package with wettable flank.

6.2 Functional Block Diagram



6.3 Feature Description

6.3.1 VCC Power Supply and UVLO Logic

TPS61383-Q1 powers the internal circuit with the VCC pin. Default version of TPS61383-Q1 applies internal power supply to support VCC voltage w. A ceramic capacitor is connected between the VCC pin and AGND pin to stabilize the VCC voltage and also decouples the noise on the VCC pin. The effective capacitance of this ceramic capacitor must be above 1μF. TI recommends a ceramic capacitor with an X7R or X5R grade dielectric with a voltage rating higher than 6.3V.

TPS61383-Q1 applies undervoltage lockout (UVLO) logic on BUB, VOUT, and the VCC pin depending on different operating modes. Sufficient voltage must be applied to achieve proper function of the IC.

Table 6-1. UVLO Logic

OPERATING MODE	VBUB	VOUT	VCC
Boost mode	$> V_{BUB_UVLO}$	$> 0V$	$> 2.8V$
Charger mode	$> 0V$	$> V_{VOUT_UVLO}$	$> 2.8V$
SOH mode	$> 0V$	$> V_{VOUT_UVLO}$	$> 2.8V$
Standby mode	$> 0V$	$> V_{VOUT_UVLO}$	$> 2.8V$

6.3.1.1 Internal VCC

Default version of TPS61383-Q1 applies internal power supply to support the VCC pin. An internal VCC_LDO sinks current from either BUB or VOUT pin to power VCC to 5.2V target depending on BUB and VOUT voltage and operating mode. The IC is enabled only when at least one of the EN pins is high and VCC voltage $> 3V$.

6.3.2 Enable or Shutdown

TPS61383-Q1 applies two EN pins to configure operating modes of the device. The I2C interface function is enabled by either EN_BST pin or EN_CHGR pin. After the device is enabled, TPS61383-Q1 enters the operating mode depending on EN pins, I2C configuration, and VOUT voltage. Check [Section 6.4](#) for details about operation modes.

Table 6-2. Enable or Shutdown Logic

EN PINS CONFIGURATION	I2C EN BITS CONFIGURATION	DEVICE STATE	I2C INTERFACE	DEVICE CURRENT CONSUMPTION
EN_CHGR pin = 0 AND EN_BST pin = 0	X	Shutdown	DisabledRegister Reset	$< 1\mu A$ (typ)
EN_CHGR pin = 1 AND EN_BST pin = 0	CHGR_SOH_EN bit = 00b	Standby	Enabled	$21\mu A$ (typ)
EN_CHGR pin = 0 AND EN_BST pin = 1	BST_EN bit = 0	Standby	Enabled	$21\mu A$ (typ)
EN_CHGR pin = 1	CHGR_SOH_EN bit = 01b/10b	Device Active	Enabled	According to working condition
EN_BST pin = 1	BST_EN bit = 1	Device Active	Enabled	According to working condition

When TPS61383-Q1 is disabled by EN pin (EN_BST = 0 AND EN_CHGR = 0), the device is completely shut down. Under SHUTDOWN state, the device consumes less than 1μA shutdown current, I2C registers are reset to default, and I2C interface is disabled. When the device is disabled by EN bit (BST_EN = 0 AND CHGR_SOH_EN = 0), the device enters STANDBY state. Current consumption under this state is 21μA, I2C register contents are kept and I2C interface is active.

During SHUTDOWN and STANDBY state, TPS61383-Q1 supports true disconnection function and the backup battery is completely disconnected from the output.

6.3.3 Spread Spectrum

TPS61383-Q1 implements optional switching frequency dithering for boost and buck function to improve the EMI performance. The device uses a triangle jitter to spread the switching frequency by $\pm 7\%$. The modulation frequency of the spread spectrum is optional programmable by I2C BST_SS bits and BUCK_SS bits.

Table 6-3. Spread Spectrum and Optional Modulation Frequency

BST_SS / BUCK_SS BITS	SPREAD SPECTRUM	MODULATION FREQUENCY
00	No Spread Spectrum	No Spread Spectrum
01	$\pm 7\%$ Spread Spectrum	6.5kHz
10	$\pm 7\%$ Spread Spectrum	3.2kHz
11	$\pm 7\%$ Spread Spectrum	1.6kHz

6.3.4 STATUS Pin

TPS61383-Q1 supports status indication function or external PMOS load disconnect switch driver function by multiplexing the STATUS pin (pin 8). Configure Register 0DH (STATUS_PIN_SET) to configure pin 8 as open-drain status indicator output or as an external PMOS driver output.

6.3.4.1 Status Indicator IO (STATUS Pin)

TPS61383-Q1 supports status indication function with the STATUS pin. The STATUS pin operates as open-drain digital output to indicate the IC status or trigger interrupt of your system MCU.

The TPS61383-Q1 STATUS pin supports indicating multiple items by configuring I2C register 0DH (Bit 3 to Bit 7). The pin is set to indicate BST_ACTIVE (boost active) status by default. When the device enters boost mode, the STATUS pin is pulled low to indicate a boost active status. The pin also outputs charge done, thermal shutdown or TS fault signal depending on I2C settings. If multiple status items are selected, the pin output the NOR logic of all items (pull low if any of the status is triggered).

Table 6-4. STATUS Pin Indication Items

REGISTER 0DH BIT	SELECTED ITEM	DESCRIPTION
[7]	INC_BST	BST_ACTIVE status is included in the STATUS pin. Output low when entering boost mode.
[6]	INC_ABST	ALRT_BST_ACTIVE status is included in the STATUS pin. Output low when boost mode has been entered since last read.
[5]	INC_ADN	ALRT_CHGR_DONE status is included in the STATUS pin. Output low when charge done has been triggered since last read.
[4]	INC_TSD	THRM_SD status is included in the STATUS pin. Output low when thermal shutdown protection is triggered.
[3]	INC_TSFAULT	TS_FAULT status is included in the STATUS pin. Output low when TS pin detects cold/hot temperature over range.

6.3.4.2 Configured as External PMOS Driver

TPS61383-Q1 supports external PMOS driver function with the STATUS pin. The STATUS pin operates as an 70 μ A pulldown current source to drive the ISO switch connected to the car main battery (shown in [Figure 6-1](#)).




Figure 6-1. DRV Pin Control External P-MOSFET

Set DRV_CONTROL bit (Register 0DH, Bit 1) 0 to apply automatic control over the PMOS driver. When the device Vout drops to the wake up threshold and the device enters boost mode, the DRV pin becomes open and the ISO switch is turned off to prevent reverse current into car main battery. As the device quits boost mode, the DRV pin sinks 70µA to turn on the PMOS.

Set DRV_CONTROL bit (Register 0DH, Bit 1) 1 to apply manual control over the PMOS driver. The driver output follows the I2C DRV_OUT bit (Register 0DH, Bit 0). Set DRV_OUT bit high when you need to turn on the ISO FET, the STATUS pin sink 70µA to turn on the PMOS.

The resistance on R_{GS} is calculated as:

$$R_{GS} = \frac{V_{GSon}}{70\mu A} \quad (1)$$

The PMOS driver turn-off speed can be over 50µs depending on PMOS Qg parameter and R_{GS} value. So check whether the 12V battery is robust enough to withstand temporary reverse current before PMOS fully turns off.

6.3.5 Thermal Shutdown

Thermal shutdown limits total power dissipation by turning off the internal switches when the IC junction temperature exceeds 175°C (typical). After thermal shutdown occurs, hysteresis prevents the device from toggling until the junction temperature drops to approximately 160°C. When the junction temperature falls below 160°C (typical), TPS61383-Q1 attempts to re-start.

6.4 Device Functional Modes

TPS61383-Q1 supports four functional modes for the main functions: charger mode, boost mode, state-of-health (SOH) mode, and standby mode. The power structure of each modes are depicted by the following figures:




Figure 6-2. Standby Mode




Figure 6-3. Boost Mode




Figure 6-4. Charger Mode




Figure 6-5. SOH Mode

TPS61383-Q1 applies AND logic on the EN pins and I2C EN bits. The boost function is enabled when EN_BST pin and BST_EN bit is both high. Charger is enabled when EN_CHGR pin is high and CHGR_SOH_EN bit is 01b. SOH is enabled when EN_CHGR pin is high and CHGR_SOH_EN bit is 10b.

Table 6-5. Operating Modes Control Logic

BOOST ENABLE: EN_BST PIN AND BST_EN BIT	CHARGER/SOH ENABLE: EN_CHGR AND CHGR_SOH_EN BIT	DEVICE STATE	DEVICE OPERATION
EN_BST = 0 or BST_EN = 0	EN_CHGR = 1 and CHGR_SOH_EN = 01b	Pure charger	Charger Active.
EN_BST = 0 or BST_EN = 0	EN_CHGR = 1 and CHGR_SOH_EN = 10b	Pure SOH	SOH Active.
EN_BST = 1 and BST_EN = 1	EN_CHGR = 0 or CHGR_SOH_EN = 00b	Automatic boost and standby	- Boost Active: $V_{OUT} < V_{BST_WAKE}$ - Standby Active: $V_{OUT} > V_{OUT_STANDBY}(106\%V_{OUT_TARGET})$
EN_BST = 1 and BST_EN = 1	EN_CHGR = 1 and CHGR_SOH_EN = 01b	Automatic boost and charger mode	- Boost Active: $V_{OUT} < V_{BST_WAKE}$ - Charger Active: $V_{OUT} > V_{OUT_STANDBY}(106\%V_{OUT_TARGET})$
EN_BST = 1 and BST_EN = 1	EN_CHGR = 1 and CHGR_SOH_EN = 10b	Automatic boost and SOH mode	- Boost Active: $V_{OUT} < V_{BST_WAKE}$ - SOH Active: $V_{OUT} > V_{OUT_STANDBY}(106\%V_{OUT_TARGET})$

When multiple functions are enabled, TPS61383-Q1 monitors system voltage by VOUT pin to decide which function mode to enter. The IC stays in standby, charger or SOH mode (depending on which function is enabled) when system voltage is sufficient and automatically transition into boost mode when car battery malfunction occurs and voltage drop on system voltage is detected. The different operation modes are shown in the functional state diagram.




Figure 6-6. Functional State Diagram




Figure 6-7. Automatic Boost and Standby/Charger/SOH Transition Logic

6.4.1 Charger Feature Description

TPS61383-Q1 integrates buck/LDO charger function with integrated charging strategy for multiple types of backup battery. By setting the battery type, cell number, charging current, charging voltage and charging timer, TPS61383-Q1 automatically applies corresponding charging strategy for the selected battery chemistry.

- Supports multiple types of backup battery: NiMH(1S 2S 3S 4S 5S), LiFePO4(1S 2S), Li-ion(1S 2S), Super Capacitor(1S 2S 3S 4S)
- Optional charging current: 50mA to 100mA (LDO mode), 150mA to 1A (buck mode, supporting NiMH battery), 500mA to 5A (Buck mode, supporting lithium battery), 1.5A to 5A (buck mode, supporting super capacitor)
- Support charger status indication by I2C interface: Register 08H (CHGR_STATUS)

TPS61383-Q1 supports multiple safety protection and monitor functions for both battery charging and system operations. Charging safety timer, backup battery overvoltage protection, charger anti-reverse protection and battery cold and hot temperature protections are applied to protect battery safety during charger operation. Also, TPS61383-Q1 indicates the charger status and fault condition by CHGR_STATUS and FAULT_CONDITION registers.

6.4.1.1 Charger Enable

TPS61383-Q1 charger function is enabled when:

- EN_CHGR pin is high
- CHGR_SOH_EN=01b (I2C Register 0BH: CONTROL_STATUS, Bit [6:5])
- $V_{OUT} < V_{OUT_OVP}$
- $V_{CC} > 2.8V$

After charger function is enabled, the IC enters charger mode when $V_{OUT} >$ boost wake-up threshold (Set by I2C BST_WAKE bits).

When charger mode is active, TPS61383-Q1 charge the backup battery (BUB pin). The charger only support step-down operation. So if V_{OUT} drops below 100mV+BUB Voltage, the charger turns off all power MOSFETs to protect the charger

6.4.1.2 LDO Charger and Buck Charger Description

TPS61383-Q1 supports two charging topologies for different applications. Set I2C CHGR_TO bit (Register 06H: CHGR_SET3, Bit 7) to select topology. Select buck charger for better efficiency or LDO charger for better EMI performance.

6.4.1.2.1 Buck Charger

TPS61383-Q1 integrates buck charger function with I2C selectable charging current up to 5A. The buck charger applies 400kHz fix frequency average current control scheme. In buck charger mode, Q2 and Q1 switches as buck leg while Q3 is fully turned on.




Figure 6-8. Buck Charger Structure

TPS61383-Q1 supports multiple battery chemistry including NiMH battery, Li-ion battery, LiFePO4 battery and super capacitor. By setting I2C BUB_TYP bits (Register 04H: CHGR_SET1 bit [6:7]), TPS61383-Q1 charges backup battery with the integrated charging profile for the selected battery type.

6.4.1.2.2 LDO Charger

TPS61383-Q1 supports LDO charger function with 50mA or 100mA charging current. In LDO charger mode, Q_2 is regulated in saturation region to control the charging current while Q_3 is fully turned on. Keep VOUT voltage over $0.6V + BUB$ voltage to keep Q_2 in saturation region.




Figure 6-9. Linear Charger Structure

6.4.1.3 NiMH Battery Charging Profile

TPS61383-Q1 integrates NiMH charging profile supporting 50 – 100mA LDO charging or 150mA-1A buck charging. In NiMH charging mode, TPS61383-Q1 charges batteries with a time-controlled charging profile consisting of two phases: continuous charge and intermittent charge (optional).

Before initiating a NiMH charging cycle, the device checks the battery status. If backup battery voltage (VBUB) is above $1.34V \times \text{cell number}$ (set by I2C bit BUB_CELL, Register 05H: CHGR_SET2), the device considers backup battery as fully charged. The device does not start charging and I2C CHGR_MODE_DONE bit (Register 08H: CHGR_STATUS) sets 1 to indicate that the charging cycle is done.

If the initial backup battery voltage is below $1.34V \times \text{cell number}$, TPS61383-Q1 enters continuous charge phase. The backup battery is charged with constant current controlled by a preset timer. Charging current and the duration for continuous charging phase is programmed by I2C interface (Register 04H to 05H: BUB_CC, BUB_NIMH_TIMER). After timer is done and the continuous charge phase finishes, TPS61383-Q1 sets I2C bit CHGR_MODE_DONE bit (Register 08H: CHGR_STATUS) to 1 to indicate the charging cycle is done.

If the re-charge function is disabled (Set by I2C bit BUB_TER, Register 06H: CHGR_SET3), the IC stops charging after continuous charging phase is finished. Restart charging by toggling the $\overline{\text{EN_CHGR}}$ pin or I2C CHGR_EN bit. This action clears the CHGR_MODE_DONE bit and restarts the continuous charge phase.




Figure 6-10. NiMH Battery Charging Profile, Re-charge Disabled

If the re-charge is enabled (set by I2C bit BUB_TER, Register 06H: CHGR_SET3), the device enters intermittent charging phase after continuous charging phase is finished. In this phase, the IC replenishes the natural self-discharge of NiMH by charging the battery intermittently with pulse charge cycle (2s on and 58s off).




Figure 6-11. NiMH Battery Charging Profile, Re-charge Enabled

TPS61383-Q1 monitors the battery voltage during all charging phases. If the battery voltage is above $1.70V \times \text{cell number}$, the device stops charging and set I2C bit BUB_OVP (Register 0CH: FAULT_CONDITION) to 1 to indicate a overvoltage protection.

6.4.1.3.1 Manual Charge Mode

In NiMH charging mode, TPS61383-Q1 can be configured to charge the battery with manual control. By enabling manual charging mode (Register 07H: CHGR_SET4, NIMH_CHG_MNU bit), TPS61383-Q1 charges battery with constant current neglecting timer and all charging profile. Apply manual control on the charger by device EN_CHGR pin or I2C CHGR_EN bits. Manual charging mode is only available in NiMH charging mode and does not interrupt an on-going charging operation. Do not change NIMH_CHG_MNU easily when the device is already working in charger mode. Follow the time sequence to enable manual charging properly:

- Select battery type as NiMH (Register 04H: CHGR_SET1, BUB_TYP bits).
- Select charging topology (Register 06H: CHGR_SET3, CHGR_TO bit) and charging current (Register 05H: CHGR_SET2, BUB_CC bits).
- Enable Manual charging mode (Register 07H: CHGR_SET4, NIMH_CHG_MNU bit).
- Enable charger (Register 0BH: CONTROL_STATUS, CHGR_SOH_EN bits).

6.4.1.4 Lithium Battery Charging Profile

TPS61383-Q1 integrates Li-ion and LiFePO4 battery charging profile supporting 50 – 100mA LDO charging or 500mA – 5A buck charging. In Lithium charging mode, TPS61383-Q1 charges batteries with a voltage-controlled charging profile consisting of four phases: trickle charge, pre-charge, CC charge, and CV charge.

When the backup battery voltage is below V_{BUB_SHORT} threshold, the device enters trickle charge phase. In this phase, the device charges the battery by 15mA LDO mode to protect the safety of lithium battery.

When the battery voltage is charged to V_{BUB_SHORT} threshold but still below V_{BUB_LOWV} threshold, the device enters pre-charge phase. In this phase, the device charges the battery with 20% of the CC current set in I2C BUB_CC bits (Register 05H: CHGR_SET2). Lithium battery within this voltage range is considered as normal but low battery, so charging current is limited at 20% of CC current to protect battery life.

If the battery voltage does not reach V_{BUB_LOWV} threshold within 30 minutes. The battery is considered damaged and internal short-circuit. The IC terminates charging and I2C bit BUB_SHORT (Register 0CH: FAULT_CONDITION) is set to 1 to indicate a battery short situation.

After battery voltage reaches V_{BUB_LOWV} threshold, the device enters CC charge phase. In this phase, the device charges the battery by CC current (Set by I2C Register 05H: CHGR_SET2, BUB_CC bits).

After the battery is charged to the target voltage (set by I2C bits BUB_CV and BUB_CELL), TPS61383-Q1 enters CV charge phase. The device decrease charging current to regulate battery voltage until the charging current drops below termination threshold I_{TERM} (set by Register 06H: CHGR_SET3, CHG_TEM_CURRENT bit), then the device terminates charging.

If configured as recharge disabled (By I2C bits BUB_TER), the device does not re-charge after terminated unless the EN_CHGR pin or CHGR_EN bit is toggled.




Figure 6-12. Lithium-Based Battery Charging Profile, Re-Charge Disabled

If configured as recharge enabled, the device pauses charging temporary and automatically re-charges when the BUB voltage drops below the V_{RECHG} threshold.




Figure 6-13. Lithium-based Battery Charging Profile, Re-Charge Enabled

6.4.1.5 Super Capacitor Charging Profile

TPS61383-Q1 integrates super capacitor charging profile supporting 50 – 100mA LDO charging or 1.5A – 5A buck charging. In super capacitor charging mode, TPS61383-Q1 charges batteries with a voltage-controlled charging profile consisting of two phases: CC Charge and CV Charge.

When the backup super capacitor voltage is below target voltage (set by I2C bits BUB_CV and BUB_CELL), the device enters CC charge phase. In this phase, the device charges the super capacitor by CC current configured by BUB_CC bits.

After super capacitor is charged to the target voltage, TPS61383-Q1 enters CV charge phase. The device decrease charging current to regulate the super capacitor voltage until the current drops below a preset threshold, then the device terminates charging.

If configured as recharge disabled (by I2C bits BUB_TER), the device does not re-charge after terminated unless the EN_CHGR pin or CHGR_EN bit is toggled.




Figure 6-14. Super Capacitor Charging Profile, Re-Charge Disabled

If configured as recharge enabled, the device pauses charging temporary and automatically re-charges when BUB voltage drops below V_{RECHG} threshold.




Figure 6-15. Super Capacitor Charging Profile, Re-Charge Enabled

For buck charger, the device available duty range is limited by minimum on-time of the Q1 and Q2, so 400kHz buck

operation is only available when BUB voltage is between 1V and 92.6% V_{OUT} . If BUB voltage is below 1V or above 92.5% V_{OUT} , TPS61383-Q1 triggers duty fault logic.

TPS61383-Q1 folds the frequency when the duty fault logic is triggered. When BUB voltage is lower than 1V, the TPS61383-Q1 fold the frequency to 100kHz. When BUB voltage is higher than 92.5% V_{OUT} , the TPS61383-Q1 also switches to 100kHz buck mode.




Figure 6-16. 400kHz Buck Charging Operation

6.4.1.6 Battery Cold, Hot Temperature (TS Pin)

TPS61383-Q1 supports battery low, high temperature monitoring function by sensing the voltage on the TS pin. The negative temperature coefficient (NTC) thermistor in battery is connected within a resistor network (shown in Figure 6-17). TS pin sources 38uA into the resistor network and generates voltage on the TS pin during charger and SOH mode. Battery charging is allowed only when the TS pin voltage stays between V_{COLD} and V_{HOT} thresholds (188mV to approximately 1.04V). If the battery temperature exceeds normal range and TS pin voltage goes beyond the thresholds, the device stops charging and set the TS_FAULT bit to 1 (Register 0CH: FAULT_CONDITION). After battery temperature returns to normal range and TS pin voltage returns between threshold, charging operation resumes automatically.

The temperature window is modified by the resistance of the resistor network:

$$R_p = \frac{-1.23 \times (R_{HT} - R_{LT}) + \sqrt{0.73 \times (R_{LT} - R_{HT})(R_{LT} - R_{HT} + 24156)}}{7.6 \times 10^{-5} \times (R_{LT} - R_{HT}) - 1.704} \quad (2)$$

$$R_s = \frac{1.23 \times (R_{LT} - R_{HT}) + \sqrt{0.73 \times (R_{LT} - R_{HT})(R_{LT} - R_{HT} + 24156)}}{1.704} - 1.22 \times R_{LT} + 0.22 \times R_{HT} \quad (3)$$

Where R_{HT} & R_{LT} are the NTC resistance under the highest and lowest temperature




Figure 6-17. TS Resistor Network for Modified Temperature Window

Taking 103AT-2 as an example, the recommended resistor values for different temperature charging windows are given in the following table:

Table 6-6. Recommended Resistor Values for Different Temperature Charging Windows

TEMPERATURE CHARGING WINDOW	R_s	R_p
0°C to 60°C	2.1kΩ	488kΩ
-10°C to 60°C	2.5kΩ	70kΩ
-10°C to 50°C	1.3kΩ	74kΩ

If temperature sensing is not required in the application, connect a fixed 10kΩ resistor from TS to GND to disable temperature sensing and protection.

6.4.1.7 Charger Protection and Fault Condition Indication

TPS61383-Q1 applies multiple fault protection functions to protect battery life and safety during charging operation. Fault conditions of the charger operation is monitored through I2C register (Register 0CH: FAULT_CONDITION). When these fault condition occurs, the device pauses charging operation and sets the corresponding I2C register bit high to indicate the fault condition.

FAULT ITEM	DESCRIPTION	FAULT INDICATION	DEVICE BEHAVIOR
CHGR_RVS	- Charger reverse current protection. - Triggered when $V_{OUT} < V_{BUB} + 100mV$.	No Flag	- Pause charging - Pause charger timer. - Recover automatically when fault condition is removed
SYSTEM_OVP	- System overvoltage protection fault. - Triggered when $V_{OUT} > 21V$.	Indicated by Register 0CH: FAULT_CONDITION, SYSTEM_OVP bit	
TS_FAULT	- Battery out of cold/hot temperature range - Triggered when TS pin voltage $> 1.04V$ or $< 188mV$	Indicated by Register 0CH: FAULT_CONDITION, TS_FAULT bit	
BUB_SHORT	- Battery short-circuit fault for Li-ion/LiFePO4 battery - Triggered when BUB voltage is still $< V_{BUB_LOWV}$ after 30 minutes charging - Only available for Li-ion and Li-FePO4 battery	Indicated by Register 0CH: FAULT_CONDITION, BUB_SHORT bit	- Stop charging. - Does not recover automatically - Toggle EN_CHGR pin or CHGR_EN bit to reset fault status
BUB_OVP	- Battery overvoltage fault - NiMH battery: Triggered when BUB voltage $> 1.7V$ per cell - Other battery type: Triggered when BUB voltage is 4% over target voltage	Indicated by Register 0CH: FAULT_CONDITION, BUB_OVP bit	
TIMER_FAULT	- Charger safety timer fault for Li-ion and Li-FePO4 - Triggered when charging time out of safety timer range	Indicated by Register 0CH: FAULT_CONDITION, TIMER_FAULT bit	
THRM_SD	- Thermal shutdown - Triggered when junction temperature $> 175^{\circ}C$	Indicated by Register 0CH: FAULT_CONDITION, THRM_SD bit	- Pause charging. - Reset charger timer - Recover automatically when fault condition is removed

6.4.2 Boost Feature Description

The TPS61383-Q1 integrates synchronous boost converter with load disconnect function. The boost function supports input voltage from 0.5V to 12V and output voltage up to 12V with 5 – 30A programmable average input current limit. The boost function operates with fixed 400kHz switching frequency with optional spread spectrum to achieve EMI performance for automotive applications.

6.4.2.1 Enable and Start-Up

TPS61383-Q1 enabled the boost function when EN_BST pin is high and I2C BST_EN bit is also 1. After boost function is enabled, the TPS61383-Q1 keeps monitoring VOUT voltage and enters boost mode when VOUT drops below wake up voltage threshold.

When entering boost mode, TPS61383-Q1 checks the BUB pin voltage for undervoltage lockout (UVLO) function. If $V_{out} > 2.8V$, the UVLO threshold is 1V. If $V_{out} < 2.8V$, the UVLO threshold is 3V. The IC starts boosting only when BUB voltage is over UVLO threshold.


TPS61383-Q1 applies 30 μ s start-up time so that boost function starts up quickly when power interruption of the 12V main battery system is detected. So the boost start-up current reaches up to the input current limit (default 15A). Set I2C current limit to 5A before enable boost if the system requires smaller start-up current and slower start-up time.

6.4.2.1.1 Automatic Transition into Boost Mode

For backup power application, when boost function is enabled, TPS61383-Q1 detects system voltage with VOUT pin (Connected to your system power rail) and automatically transition into boost mode when a power interruption of the system is detected. Taking automatic boost and standby mode as an example, the device works in standby mode when Vout is normal. When the power failure occurs and Vout drops below than $\min[V_{BST_WAKEUP}(\text{set by I2C bits } BST_WAKE), V_{BST_STANDBY} (BST_VOUT \times 106\%)]$, the device enters boost mode to maintain the output voltage.

When the 12V main battery recovers and Vout rises higher than $V_{BST_STANDBY}$, the device enter standby mode.

The V_{BST_WAKEUP} is configured to $BST_VOUT \times 103\%$ ($BST_WAKE = 111b$) by default to achieve smaller voltage drop during transition into boost mode. But TPS61383-Q1 also allows configuring V_{BST_WAKEUP} lower than boost output voltage to avoid entering boost mode at temporary voltage drop like cold crank conditions. Select higher V_{BST_WAKEUP} for smaller voltage drop or select lower V_{BST_WAKEUP} to avoid entering boost mode at cold crank condition and improve backup battery life.






Figure 6-19. Case2: $V_{BST_WAKEUP} < BST_VOUT$

6.4.2.1.2 Manual Transition into Boost Mode

TPS61383-Q1 also supports manual transition into boost mode by controlling external EN pins. Manual transition by EN pins allows user to shutdown the IC when 12V battery voltage is normal and saves quiescent current. But external voltage detection circuit and MCU are required to control EN pins.

The device requires $50\mu\text{s}$ ($t_{\text{EN_delay1}}$) delay time to initialize the internal circuit from shutdown mode. After initialized, the device takes approximately $20\mu\text{s}$ ($t_{\text{EN_delay2}}$) delay time from standby mode to boost mode.

For backup power applications, TI suggests setting up two threshold to enable our device. Use the $V_{\text{Pre-ENABLE}}$ threshold to control EN_CHGR pin and initialize the device in advance. And use the $V_{\text{BST_EN}}$ threshold to control EN_BST pin. This EN sequence reduce the delay time entering boost mode (Only $t_{\text{EN_delay2}}$).




Figure 6-20. Manual Transition into Boost Mode

6.4.2.2 Down Mode

The TPS61383-Q1 enters down mode when the BUB voltage is higher than output voltage during boost mode. During down mode, TPS61383-Q1 high-side and low-side FETs work the same way as in boost operation, while the isolation FET Q₃ is regulated in saturation region during high side on phase. This down mode operation allows the device to regulate the output voltage at target value even when $V_{BUB} > V_{OUT}$.

With the Q₃ operates in saturation region, down mode generates a lot of loss and heat compared to normal boost operation. Therefore current limit threshold is reduced in down mode to avoid overheating. When BUB-VOUT is over 8V, the peak inductor current is limited to 2.33A. When BUB-VOUT is between 4 – 8V, the peak current limit is 2.95A. When BUB-VOUT is between 0 – 4V, the peak current limit is 4.41A. Also, because of the high loss and low efficiency, this mode is only for start-up and output short protection. Avoid $V_{BUB} > V_{OUT}$ condition during normal operation.

6.4.2.3 Output Short-to-Ground Protection

TPS61383-Q1 applies optional output short protection to protect the IC from damage during output short-circuit condition. If the output short occurred and the output voltage is pulled below the BUB voltage, the device enters short circuit protection operation in which down mode is applied to control inductor current.

The short circuit protection is set to hiccup mode to avoid overheating in down mode. In hiccup mode, the device keeps switching for 8ms, stopping for 72ms and repeats this cycle to reduce the average current and power consumption.

6.4.2.4 Boost Control Loop

TPS61383-Q1 applies fix-frequency peak current control scheme. The internal oscillator supports 400kHz switching frequency.

The TPS61383-Q1 operates with fixed-frequency pulse width modulation (PWM) from medium to heavy load. At the beginning of each switching cycle, the low-side N-MOSFET switch is turned on. The inductor current ramps up to a peak current that is determined by the output of the internal error amplifier (V_{EA}). After the switching peak current triggers the output of the EA, the low-side N-MOSFET is turned off and the high-side N-MOSFET is turned on after a short dead time. The high-side N-MOSFET switch is not turned off until the next cycle as determined by the internal oscillator. The low-side switch turns on again after a short dead time and the switching cycle is repeated.

6.4.2.5 Current Limit Operation

TPS61383-Q1 implements both peak current and average inductor current limit function to protect the device from overload and backup battery from over-discharging. The average current limit is programmed by I2C BST_ILIM bits.

Besides the average current limit, peak current limit protection is applied to protect the device against overcurrent conditions. In boost operation, the peak current limit threshold is average current limit + 5A. For example, if the average current limit set to 15A, the peak current is limited to 20A. The peak current limit is enabled or disabled by I2C BST_ILIM_EN bit. In down mode operation, the peak current limit is reduced depending on VOUT and BUB voltage to avoid IC overheating.

6.4.2.6 Functional Modes at Light Load

In light load condition, the TPS61383-Q1 works in either auto PFM or forced PWM (FPWM) mode to meet different application requirements. Auto PFM mode decreases switching frequency under light load. This strategy reduces switching loss and improves higher efficiency at light load condition. FPWM mode force the converter to keep switching with fixed frequency under light load. FPWM improves EMI performance and reduces output ripple, but sacrifices light load efficiency compared to PFM mode.

TPS61383-Q1 is configured to auto PFM mode by default. Write I2C BST_PFM bit (Register 01H, BOOST_SET1) as 1 to switch to FPWM mode.

Care must be taken for backup power applications. FPWM allows reverse current into the backup battery when VOUT is higher than boost output target. Reverse current into BUB is typically not favorable for the backup battery. So TI recommends PFM mode during transition into boost mode.

6.4.2.6.1 Auto PFM Mode

The TPS61383-Q1 applies auto PFM operation to improve efficiency at light load. Auto PFM mode is applied by enabling the PFM function in the internal register. When the TPS61383-Q1 operates at light load condition, the output of the internal error amplifier decreases to make the inductor peak current down and deliver less power to the load. When the inductor current decreases to I_{CLAMP_LOW} (peak current approximately 4A), the output voltage of the error amplifier is clamped by the internal circuit and does not further reduce. If the load current reduces further, the inductor current is clamped and V_{OUT} increases. When the output voltage hits the PFM reference voltage (101.5% V_{out_target}), the device pauses switching. The load is supplied by the output capacitor, and the output voltage declines. When the output voltage falls below 100.5% V_{out_target} , the device starts switching again to ramp up the output voltage.




Figure 6-21. PWM and PFM Operation

6.4.2.6.2 Forced PWM Mode

TPS61383-Q1 applies force PWM (FPWM) operation to reduce output ripple and improve EMI performance. In the FPWM mode, the TPS61383-Q1 keeps the switching frequency constant in light load condition. When the load current decreases, the output of the internal error amplifier decreases as well to keep the inductor current down and deliver less power from input to output. When the output current further reduces, the current through the inductor decreases to zero during the off-time. The high-side MOSFET is not turned off even if the current through the MOSFET is zero. Thus, the inductor current changes the direction after the inductor current runs to zero. The power flow is from output side to input side. The efficiency is low in this mode. But with the fixed switching frequency, there is no audible noise and other problems caused by low switching frequency in light load condition.




Figure 6-22. PWM and PFM Operation

6.4.2.7 Duty Cycle Limitation

TPS61383-Q1 triggers maximum duty cycle limitation when the low-side MOSFET off time reaches the minimum limit (100ns typical).

When V_{BUB} is too low and the max duty cycle is met, the device clamps the duty and output voltage goes out of regulation. TPS61383-Q1 also triggers minimum duty cycle limitation when the low-side MOS on time reaches the minimum limit (120ns typical). So the available V_{BUB} range is limited by:

So the available V_{in} range is limited by:

$$V_{BUB} < (1 - D_{min})V_{OUT} \quad (4)$$

$$V_{BUB} > t_{OFFmin}V_{OUT}f_{sw} \quad (5)$$

6.4.2.8 BUB Voltage Loop

The TPS61383-Q1 applies BUB voltage loop to protect backup battery with high internal impedance, like batteries at low battery, cold temperature, or the end of life. This function allows the battery to output the maximum power and maintain the voltage over boost UVLO threshold when the battery has high internal resistance and that limits the output enough power for the output. This function is enabled by I2C BST_VINLOOP_EN bits and the input target voltage is programmed by BST_VINLOOP bits.

When the BUB voltage is higher than input target voltage, the BUB voltage loop is not activated. When the BUB voltage is lower than input target voltage, the BUB voltage loop takes over the controlling loop

and try decreasing the inductor current to maintain the input voltage. So by allowing the V_{OUT} to drop below V_{OUT_TARGET} , TPS61383-Q1 turns to control the input voltage by which the battery matches the output impedance with internal impedance and output the maximum power.

6.4.3 Battery State-of-Health (SOH) Detection Mode Description

The battery state-of-health (SOH) detection function allows TPS61383-Q1 to detect the internal resistance of the backup battery (BUB). When the EN_CHGR pin is high and CHGR_SOH_EN=10b, the SOH function is enabled. After enabled, the device enters SOH mode when $V_{OUT} >$ wake up voltage.

In SOH mode, the backup battery is discharged by a constant current programmed by I2C SOH_I bits. During the test, the TPS61383-Q1 AVI pin outputs the voltage of the backup battery, discharge current and the battery temperature depending on I2C settings. Connect AVI pin to your MCU ADC to acquire and calculate internal resistance.

The ISO FET Q3 is turned on during SOH mode. So TI suggests the output voltage is higher than BUB voltage during SOH operation to avoid inrush current through high side body diode.

6.4.3.1 SOH Mode Operation

During SOH mode, the TPS61383-Q1 fully turns on the isolation MOSFET Q3 and regulate the gate voltage of the low-side MOSFET Q2 with LO pin. In this way, low side MOSFET operates in saturation area and discharge the backup battery by constant current. TI recommends 500mA discharge current to achieve best accuracy. By sensing the battery open voltage, voltage with discharge current and discharge current, the battery internal resistance R_{bat} is given by:

$$R_{bat} = \frac{V_{open} - V_{dischg}}{I_{dischg}} \quad (6)$$

where:

- V_{open} is the battery voltage without discharge current
- V_{dischg} is the battery voltage with discharge current
- I_{dischg} is the discharge current

According to the recommendation from battery manufacturer, TI recommends to discharge battery with 200mA I_{dischg} for 500ms and then read V_{dischg} .




Figure 6-23. Typical Operation of SOH

6.4.3.2 Multi-Signal Output in AVI Pin

The AVI pin outputs three optional signals depending on I2C settings: battery voltage, battery discharge current, and battery temperature. The output item is selected by I2C SOH_AVI_EN bits. So MCU uses one ADC channel to read all signals.

The AVI pin voltage is limited to < 3.3V to protect MCU ADC pin. The ratio from measured item to AVI output is selected by I2C AVI_I_RATIO or AVI_V_RATIO bits. TI recommend AVI_I_RATIO = 2 with 500mA discharge current to achieve best accuracy




Figure 6-24. AVI Pin Connection

6.4.3.3 Calculate Resistance of Super Capacitor

The following steps give an example on how to calculate the internal resistance of the super capacitor with the system MCU :

- Set SOH discharge current to 0A (Register 0x09: SOH_SET1, SOH_I bits).
- Set AVI pin ratio to the backup battery voltage as 1/4 (Register 0x0A: SOH_SET2, SOH_V_RATIO bits).
- Set AVI pin ratio to the discharge current as 4 (Register 0x0A: SOH_SET2, SOH_I_RATIO bits).
- Select AVI pin output as battery voltage (Register 0x0A: SOH_SET2, SOH_AVI_EN bits).
- Enable SOH function (Register 0x0B: CONTROL_STATUS, CHGR_SOH_EN bits).
- Wait for approximately 1ms for AVI output voltage to stabilize.
- Read the backup battery voltage at AVI pin with the MCU ADC (V_{BUB1}).
- Set SOH discharge current to 200mA (Register 0x09: SOH_SET1, SOH_I bits).
- Discharge for 500ms (depending on super capacitor characteristic, ask the capacitor vendor for recommendation).
- Read the backup battery voltage at AVI pin with the MCU ADC (V_{BUB2}).
- Select AVI pin output as discharge current (Register 0x0A: SOH_SET2, SOH_AVI_EN bits).
- Wait for approximately 1ms for AVI output voltage to stabilize.
- Read the discharge current at AVI pin with the MCU ADC (I_{BUB2}).

- Set SOH discharge current to 0A (Register 0x09: SOH_SET1, SOH_I bits).

Use the following equation for the system MCU to calculate the internal impedance of the super capacitor and detect the capacitor state of health.

$$R_{BUB} = (V_{BUB1} - V_{BUB2}) / I_{BUB} \quad (7)$$

6.4.3.4 Calculate Capacitance of Super Capacitor

The following steps give an example on how to calculate the capacitance of the super capacitor with the system MCU :

- Set SOH discharge current to 200mA (Register 0x09: SOH_SET1, SOH_I bits).
- Set AVI pin ratio to the backup battery voltage as 1/4 (Register 0x0A: SOH_SET2, SOH_V_RATIO bits).
- Set AVI pin ratio to the discharge current as 4 (Register 0x0A: SOH_SET2, SOH_I_RATIO bits).
- Select AVI pin output as battery voltage (Register 0x0A: SOH_SET2, SOH_AVI_EN bits).
- Enable SOH function (Register 0x0B: CONTROL_STATUS, CHGR_SOH_EN bits).
- Wait for approximately 1ms (depending on RC parameters on AVI pin) for AVI output voltage to stabilize.
- Read the super capacitor voltage at AVI pin with the MCU ADC (V_{SCAP1}).
- Discharge for 500ms (Depending on ADC resolution, longer discharge time increases resolution but also increases energy consumption).
- Read the backup battery voltage at AVI pin with the MCU ADC (V_{SCAP2}).
- Select AVI pin output as discharge current (Register 0x0A: SOH_SET2, SOH_AVI_EN bits).
- Wait for approximately 1ms for AVI output voltage to stabilize.
- Read the discharge current at AVI pin with the MCU ADC (I_{SCAP}).
- Set SOH discharge current to 0A (Register 0x09: SOH_SET1, SOH_I bits).

Use the following equation for the system MCU to calculate the internal impedance of the backup battery and detect the battery state of health.

$$C_{SCAP} = I_{SCAP}T / (V_{SCAP1} - V_{SCAP2}) \quad (8)$$

6.5 Programming I²C Serial Interface

I²C is a 2-wire serial interface developed by Philips Semiconductor, now NXP Semiconductors (see [NXP Semiconductors, UM10204 – I²C-Bus Specification and User Manual](#)). The bus consists of a data line (SDA) and a clock line (SCL) with pullup structures. When the bus is idle, both SDA and SCL lines are pulled high. All the I²C-compatible devices connect to the I²C bus through open-drain I/O pins, SDA, and SCL. A controller device, usually a microcontroller or a digital signal processor, controls the bus. The controller is responsible for generating the SCL signal and device addresses. The controller also generates specific conditions that indicate the START and STOP of data transfer. A target device receives and transmits data on the bus under control of the controller device.

The device works as a target and supports the following data transfer modes, as defined in the I²C-Bus Specification:

- Standard-mode (100Kbps)
- Fast-mode (400Kbps)
- Fast-mode Plus (1Mbps)

The interface adds flexibility to the power supply design, enabling most functions to be programmed to new values, depending on the instantaneous application requirements.

The data transfer protocol for standard and fast modes is exactly the same, therefore, referred to as F/S-mode in this document. The device supports only 7-bit addressing; 10-bit addressing and general call address are not supported. The device 7-bit address is 31h (0110001b).

To make sure that the I²C function in the device is correctly reset, TI recommends that the I²C controller initiates a STOP condition on the I²C bus after the initial power up of SDA and SCL pullup voltages.

6.5.1 Data Validity

During all transmissions, the controller checks that data is valid. A valid data condition requires the SDA line to be stable during the entire high period of the clock pulse. The high level or low level state of the data line only changes when the clock signal on the SCL line is low level. One clock pulse is generated for each data bit transferred.




Figure 6-25. I²C Data Validity

6.5.2 START and STOP Conditions

All transactions begin with a START (S) and is terminated by a STOP (P). A high level to low level transition on the SDA line while SCL is at high level defines a START condition. A low level to high level transition on the SDA line when the SCL is at high level defines a STOP condition.

START and STOP conditions are always generated by the controller. The bus is considered busy after the START condition, and free after the STOP condition.




Figure 6-26. I²C START and STOP Conditions

6.5.3 Byte Format

Every byte on the SDA line needs to be eight bits long. The number of bytes to be transmitted per transfer is unrestricted. Each byte must be followed by an acknowledge bit. Data is transferred with the most significant bit (MSB) first. If a target does not receive or transmit another complete byte of data until performing some other function, the target holds the clock line SCL low to force the controller into a wait state (clock stretching). Data transfer then continues when the target is ready for another byte of data and release the clock line SCL.




Figure 6-27. Byte Format

6.5.4 Acknowledge (ACK) and Not Acknowledge (NACK)

The acknowledge takes place after every byte. The acknowledge bit allows the receiver to signal the transmitter that the byte is successfully received and another byte can be sent. All clock pulses, including the acknowledge 9th clock pulse, are generated by the controller.

The transmitter releases the SDA line during the acknowledge clock pulse so the receiver pulls the SDA line to low level and it remains stable low level during the high level period of this clock pulse.

The Not Acknowledge signal is when SDA remains high level during the ninth clock pulse. The controller then generate either a STOP to abort the transfer or a repeated START to start a new transfer.

6.5.5 Target Address and Data Direction Bit

After the START, a target address is sent. This address is seven bits long followed by the eighth bit as a data direction bit (bit R/W). A zero indicates a transmission (WRITE) and a one indicates a request for data (READ).




Figure 6-28. Target Address and Data Direction

6.5.6 Single Read and Write

Figure 6-29 and Figure 6-30 show the single-byte write and single-byte read format of the I²C communication.



Figure 6-29. Single-byte Write




Figure 6-30. Single-byte Read

If the register address is not defined, the device sends back NACK and goes back to the idle state.

6.5.7 Multi-Read and Multi-Write

The TPS61382Q1 supports multi-read and multi-write.




Figure 6-31. Multi-byte Write




Figure 6-32. Multi-byte Read

7 Register Maps

Table 7-1 lists the memory-mapped registers for the device registers. All register offset addresses not listed in Table 7-1 is considered as reserved locations, do not modify these register contents .

Table 7-1. Device Registers

Address	Register Name	Type	Description	Section
00H	CHIP_ID	R	DIE_TYPE provides information on the chip and silicon revision	
01H	BOOST_SET1	R/W	Boost set1: frequency, PFM or FPWM, spread spectrum, short protection, output discharge	
02H	BOOST_SET2	R/W	Boost set2: Vout, current limit	
03H	BOOST_SET3	R/W	Boost set2: BUB voltage loop, boost wake up threshold.	
04H	CHGR_SET1	R/W	Charger set1: battery type, CV voltage, NiMH timer.	
05H	CHGR_SET2	R/W	Charger set2: cell number, CC current	
06H	CHGR_SET3	R/W	Charger set3: termination current	
07H	CHGR_SET4	R/W	Charger set4: safety timer	
08H	CHGR_STATUS	R	Charger status: pre-charge, CC phase, CV phase, charge done,	
09H	SOH_SET1	R/W	SOH set1: discharge current	
0AH	SOH_SET2	R/W	SOH set2: AVI pin to current ratio, AVI pin to voltage ratio, AVI output selection.	
0BH	CONTROL_STATUS	R/W or R	Control status: Boost enable, charger or SOH enable, boost active, charger active, SOH active, standby active.	
0CH	FAULT_CONDITION	R	Fault flag: Vout OVP, battery is OVP, thermal shutdown signal, short, out of safety time and out of temperature and device thermal shutdown	
0DH	STATUS_PIN_SET	R/W	STATUS pin output selection: including boost, charger done and thermal shutdown	
0EH	SW_RST	W	Software reset: resets the entire part to the original default conditions	

7.1 Register 00H: CHIP_ID

Figure 7-1. CHIP_ID

7	6	5	4	3	2	1	0
CHIP_ID							
R-00111100b(TPS61383-Q1)							

Table 7-2. CHIP_ID Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:0]	CHIP_ID	R	0x3C	Provides information on the chip and silicon version.

7.2 Register 01H: BOOST_SET1

Figure 7-2. BOOST_SET1

7	6	5	4	3	2	1	0
BST_FS	BST_PFM	BST_SS		Reserved			
R-0b	R/W-0b	R/W-01b		R-0000b			

Table 7-3. BOOST_SET1 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	BST_FS	R	0	Read only, provides information about boost switching frequency 0=400kHz 1=2.2MHz
[6]	BST_PFM	R/W	0	0 = PFM, auto PFM at light load 1 = FPWM, force PWM at light load TI recommend PFM for bi-directional application.
[5:4]	BST_SS	R/W	01b	Boost spread spectrum modulation frequency 00b = no spread spectrum 01b = 6.5 kHz modulation frequency 10b = 3.2 kHz modulation frequency 11b = 1.6 kHz modulation frequency
[3:0]	Reserved	R	0000b	Reserved

7.3 Register 02H: BOOST_SET2

Figure 7-3. BOOST_SET2

7	6	5	4	3	2	1	0
BST_VOUT				BST_ILIM		BST_ILIM_EN	
R/W-0011b				R/W-010b		R/W-1b	

Table 7-4. BOOST_SET2 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:4]	BST_VOUT	R/W	1111b	Set output target voltage 0000b=5V 0001b=5.5V 0010b=6V 0011b=6.2V 0100b=6.5V 0101b=6.8V 0110b=7.1V 0111b=7.5V 1000b=8V 1001b=8.5V 1010b=9V 1011b=9.5V 1100b=10V 1101b=10.5V 1110b=11V 1111b=12V
[3:1]	BST_ILIM	R/W	010b	Boost average current limit 000b=5A 001b=10A 010b=15A 011b=20A 100b=25A 101b=30A
[0]	BST_ILIM_EN	R/W	1	0=disable boost peak current limit 1=enable boost peak current limit After enabled, peak current limit threshold is average current limit+5A. For example, if average current limit = 15A, the peak current limit is 20A.

7.4 Register 03H: BOOST_SET3

Figure 7-4. BOOST_SET3

7	6	5	4	3	2	1	0
BST_VINLOOP		BST_VINLOOP_EN	BST_WAKE			Reserved	
R/W-10b		R/W-0b	R/W-111b			R-00b	

Figure 7-5. BOOST_SET3 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:6]	BST_VINLOOP	R/W	10b	Set input voltage regulation voltage 00b=1V 01b=1.2V 10b=1.5V 11b=2V
[5]	BST_VINLOOP_EN	R/W	0	0=disable input voltage loop 1=enable input voltage loop
[4:2]	BST_WAKE	R/W	111b	Set boost automatically wake-up threshold, VOUT falling 000b=4.5V 001b=5V 010b=5.5V 011b=6V 100b=6.5V 101b= 7.5V 110b=8V 111b=Vout_target+3%
[1:0]	Reserved	R	00b	Reserved

7.5 Register 04H: CHGR_SET1

Figure 7-6. CHGR_SET1

7	6	5	4	3	2	1	0
BUB_TYP		BUB_CV				BUB_NIMH_TIMER	
R/W-00b		R/W-0000b				R/W-00b	

Figure 7-7. CHGR_SET1 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:6]	BUB_TYP	R/W	00b	Set the backup battery charging strategy 00b=Li-ion charging profile, precharge+CC+CV 01b=LiFePO4 charging profile, precharge+CC+CV 10b=NiMH charging profile, CC + timer 11b=Super capacitor charging profile, CC+CV
[5:2]	BUB_CV	R/W	0000b	Set CV voltage 0000b=1.7V (super capacitor) 0001b=2.0V (super capacitor) 0010b=2.2V (super capacitor) 0011b=2.4V (super capacitor) 0100b=2.5V (super capacitor) 0101b=2.7V (super capacitor) 0110b=3.0V (super capacitor) 0111b=3.5V (LiFePO4) 1000b=3.6V (LiFePO4, Li-ion) 1001b=3.7V (LiFePO4, Li-ion) 1010b=3.8V (Li-ion) 1011b=3.9V (Li-ion) 1100b=4.05V (Li-ion) 1101b=4.10V (Li-ion) 1110b=4.20V (Li-ion) 1111b=4.35V (Li-ion) Note: this register is inactive for NiMH battery.
[1:0]	BUB_NIMH_TIMER	R/W	00b	Set the NiMH battery charging time 00b=4h 01b=8h 10b=16h 11b=32h

7.6 Register 05H: CHGR_SET2

Figure 7-8. CHGR_SET2

7	6	5	4	3	2	1	0
BUB_CELL			BUB_CC				
R/W-000b			R/W-00000b				

Figure 7-9. CHGR_SET2 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:5]	BUB_CELL	R/W	000b	The number cell of backup battery Li-ion supports up to 2s LiFePO4 supports up to 2s NiMH supports up to 5s Super capacitor supports up to 4s 000b=1 001b=2 010b=3 011b=4 100b=5
[4:0]	BUB_CC	R/W	00000b	Set CC current 00000b=50mA 00001b=100mA 00010b=150mA (Only for NiMH Battery) 00011b=200mA (Only for NiMH Battery) 00100b=250mA (Only for NiMH Battery) 00101b=300mA (Only for NiMH Battery) 00110b=350mA (Only for NiMH Battery) 00111b=400mA (Only for NiMH Battery) 01000b=450mA (Only for NiMH Battery) 01001b=500mA (For NiMH Battery, Li-FePO4 and Li-ion) 01010b=550mA (For NiMH Battery, Li-FePO4 and Li-ion) 01011b=600mA (For NiMH Battery, Li-FePO4 and Li-ion) 01100b=650mA (For NiMH Battery, Li-FePO4 and Li-ion) 01101b=700mA (For NiMH Battery, Li-FePO4 and Li-ion) 01110b=750mA (For NiMH Battery, Li-FePO4 and Li-ion) 01111b=800mA (For NiMH Battery, Li-FePO4 and Li-ion) 10000b=850mA (For NiMH Battery, Li-FePO4 and Li-ion) 10001b=900mA (For NiMH Battery, Li-FePO4 and Li-ion) 10010b=950mA (For NiMH Battery, Li-FePO4 and Li-ion) 10011b=1A (For NiMH Battery, Li-FePO4 and Li-ion) 10100b=1.5A (For super capacitor, Li-FePO4 and Li-ion) 10101b=2A (For super capacitor, Li-FePO4 and Li-ion) 10110b=2.5A (For super capacitor, Li-FePO4 and Li-ion) 10111b=3A (For super capacitor, Li-FePO4 and Li-ion) 11000b=3.5A (For super capacitor, Li-FePO4 and Li-ion) 11001b=4A (For super capacitor, Li-FePO4 and Li-ion) 11010b=4.5A (For super capacitor, Li-FePO4 and Li-ion) 11011b=5A (For super capacitor, Li-FePO4 and Li-ion)

7.7 Register 06H: CHGR_SET3

Figure 7-10. CHGR_SET3

7	6	5	4	3	2	1	0
CHGR_TO	BUCK_FS	Reserved	BUCK_SS		BUB_TER	CHG_TEM_CU RRENT	Reserved
R/W-0b	R-0b	R-0b	R/W-01b		R/W-0b	R/W-0b	R-0b

Figure 7-11. CHGR_SET3 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	CHGR_TO	R/W	0	Charger topology 0=LDO charger 1=buck charger
[6]	BUCK_FS	R	0	Read only, provides information about buck switching frequency 0=400kHz 1=2.2MHz
[5]	Reserved	R	0	Reserved
[4:3]	BUCK_SS	R/W	01b	Buck spread spectrum modulation frequency 00b = no spread spectrum 01b = 6.5kHz modulation frequency 10b = 3.2kHz modulation frequency 11b = 1.6kHz modulation frequency
[2]	BUB_TER	R/W	0	After fully charged, re-charge or not. For NiMH battery, enable intermittent charging For Li-ion, LiFePO4 or super capacitor battery, start recharge when battery voltage is lower than recharge voltage. 0=disable re-charge 1=enable re-charge
[1]	CHG_TEM_CURRENT	R/W	0	0= 10% * Icc 1= 20% * Icc Note: this bit is active for Li-ion, LiFePO4 and super capacitor.
[0]	Reserved	R	0	Reserved

7.8 Register 07H: CHGR_SET4

Figure 7-12. CHGR_SET4

7	6	5	4	3	2	1	0
SAFT_TIMER_EN	SAFT_TIMER	NIMH_CHG_MNU	Reserved				
R/W-1b	R/W-1b	R/W-0b	R-11000b				

Figure 7-13. CHGR_SET4 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	SAFT_TIMER_EN	R/W	1	0=disable the safety time of Li-ion charger 1= enable the safety time of Li-ion charger
[6]	SAFT_TIMER	R/W	1	0=5hr 1=10hr
[5]	NIMH_CHG_MNU	R/W	0	Enable manual control for NiMH charging 0= Automatic control mode for NiMH charging 1= Manual control mode for NiMH charging
[4:0]	Reserved	R	11000b	Reserved

7.9 Register 08H: CHGR_STATUS

Figure 7-14. CHGR_STATUS

7	6	5	4	3	2	1	0
CHGR_MODE_PRE	CHGR_MODE_CC	CHGR_MODE_CV	CHGR_MODE_DONE	ALRT_CHGR_MODE_DONE	Reserved		
R-0b	R-0b	R-0b	R-0b	R-0b	R-000b		

Figure 7-15. CHGR_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	CHGR_MODE_PRE	R	0	Read only that provides information on the charger operation mode 0=Charger is not operating in pre-charge stage 1=Charger is operating in pre-charge stage
[6]	CHGR_MODE_CC	R	0	Read only that provides information on the charger operation mode 0=Charger is not operating in CC stage 1=Charger is operating in CC stage
[5]	CHGR_MODE_CV	R	0	Read only that provides information on the charger operation mode 0=Charger is not operating in CV stage 1=Charger is operating in CV stage
[4]	CHGR_MODE_DONE	R	0	Read only that provides information on the charger operation mode 0= Charge done not triggered. 1= Charge done triggered.
[3]	ALRT_CHGR_MODE_DONE	R	0	Read only that provides information on the charger operation mode. 0= charging is no done since the last read 1=charging is done since the last read Reset after when device quits corresponding status, or when I2C read this register
[2:0]	Reserved	R	000b	Reserved

7.10 Register 09H: SOH_SET1

Figure 7-16. SOH_SET1

7	6	5	4	3	2	1	0
SOH_I			Reserved				
R/W-000b			R-00000b				

Figure 7-17. SOH_SET1 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:5]	SOH_I	R/W	000b	Set SOH discharge current 000b=0A 001b=100mA (Recommend AVI_I_RATIO=2) 010b=200mA (Recommend AVI_I_RATIO=2) 011b=300mA (Recommend AVI_I_RATIO=2) 100b=500mA (Recommend AVI_I_RATIO=2) 101b=800mA (Recommend AVI_I_RATIO=2) 110b=1A (Recommend AVI_I_RATIO=2) 111b=1.5A (Recommend AVI_I_RATIO=1)
[4:0]	Reserved	R	00000b	Reserved

7.11 Register 0AH: SOH_SET2

Figure 7-18. SOH_SET2

7	6	5	4	3	2	1	0
AVI_I_RATIO		AVI_V_RATIO		Reserved		SOH_AVI_EN	
R/W-01b		R/W-10b		R-00b		R/W-00b	

Figure 7-19. SOH_SET2 Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:6]	AVI_I_RATIO	R/W	01b	AVI pin ratio to the discharge current. The voltage of AVI pin = AVI_I_RATIO × discharge current 00b=4 01b=1 10b=2
[5:4]	AVI_V_RATIO	R/W	10b	AVI pin ratio to the backup battery voltage. The voltage of AVI pin = AVI_V_RATIO × backup battery voltage 00b=1/4 (Recommended for 2S Lithium, 3-4S super capacitor) 01b=1/2(Recommended for 1S Lithium, 2-4S NiMH, 2S super capacitor) 10b=1 (Recommended for 1S NiMH, 1S super capacitor)
[3:2]	Reserved	R	00b	Reserved
[1:0]	SOH_AVI_EN	R/W	00b	Enable AVI pin output and choose I, V or T output signal 00b=disable AVI pin output, internal 125kΩ pulldown to AGND. 01b=Enable backup battery voltage output 10b=Enable discharge current output 11b=Enable battery temperature output

7.12 Register 0BH: CONTROL_STATUS

Figure 7-20. CONTROL_STATUS

7	6	5	4	3	2	1	0
BST_EN	CHGR_SOH_EN		ALRT_BST_ACTIVE	BST_ACTIVE	CHGR_ACTIVE	SOH_ACTIVE	STANDBY_ACTIVE
R/W-1b	R/W-00b		R-0b	R-0b	R-0b	R-0b	R-0b

Figure 7-21. CONTROL_STATUS Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	BST_EN	R/W	1	0=disable boost function 1= enable boost function
[6:5]	CHGR_SOH_EN	R/W	00b	00b=disable charger and SOH function 01b= enable charger function 10b=enable SOH function
[4]	ALRT_BST_ACTIVE	R	0	Read only. Provides information about the system operating mode 0= boost mode has not been activated since the last read 1= boost mode has been activated since the last read Reset when device quits corresponding status, or when I2C read this register
[3]	BST_ACTIVE	R	0	Read only. Provides information about the system operating mode 0= boost mode is not active 1= boost mode is active
[2]	CHGR_ACTIVE	R	0	Read only. Provides information about the system operation mode 0=charger mode is not active 1= charger mode is active
[1]	SOH_ACTIVE	R	0	Read only. Provides information about the system operation mode 0=SOH mode is not active 1= SOH mode is active
[0]	STANDBY_ACTIVE	R	0	Read only. Provides information about the system operation mode 0=standby mode is not active 1= standby mode is active

7.13 Register 0CH: FAULT_CONDITION

Figure 7-22. FAULT_CONDITION

7	6	5	4	3	2	1	0
SYSTEM_OVP	TS_FAULT	BUB_SHORT	TIMER_FAULT	BUB_OVP	THRM_SD	Reserved	
R-0b	R-0b	R-0b	R-0b	R-0b	R-0b	R-00b	

Figure 7-23. FAULT_CONDITION Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	SYSTEM_OVP	R	0	0=No overvoltage on VOUT pin 1=Overvoltage on VOUT pin
[6]	TS_FAULT	R	0	0= TS pin voltage is within cold/hot temperature threshold 1= TS pin voltage is out of cold/hot temperature threshold
[5]	BUB_SHORT	R	0	0= No short circuit on Li-ion/LiFePO4 battery 1= Short circuit on Li-ion/LiFePO4 battery Note: this bit only active for Li-ion/LiFePO4 battery
[4]	TIMER_FAULT	R	0	0= Within safety time 1= Out of safety time
[3]	BUB_OVP	R	0	0= No overvoltage on battery 1= Overvoltage on battery
[2]	THRM_SD	R	0	0=no thermal shutdown 1= thermal shutdown ($T_j > 175^{\circ}\text{C}$)
[1:0]	Reserved	R	00b	Reserved

7.14 Register 0DH: STATUS_PIN_SET

Figure 7-24. STATUS_PIN_SET

7	6	5	4	3	2	1	0
INC_BST	INC_ABST	INC_ADN	INC_TSD	INC_TSFAULT	STATUS_OR_D RV	DRV_CONTROL	DRV_OUT
R-1b	R-0b	R-0b	R-0b	R-0b	R/W-0b	R/W-0b	R/W-0b

Figure 7-25. STATUS_PIN_SET Register Field Descriptions

Bit	Field	Type	Reset	Description
[7]	INC_BST	R/W	1	0= BST_ACTIVE status is not included in the STATUS pin output 1= BST_ACTIVE status is included in the STATUS pin output, STATUS pin pulls low when entering boost mode Check Section 7.12 for descriptions of BST_ACTIVE signal
[6]	INC_ABST	R/W	0	0= ALERT_BST_ACTIVE status is not included in the STATUS pin output, STATUS pin pulls low when boost mode is entered since last read 1= ALERT_BST_ACTIVE status is included in the STATUS pin output Check Section 7.12 for descriptions of ALERT_BST_ACTIVE signal
[5]	INC_ADN	R/W	0	0= ALERT_CHGR_MODE_DONE status is not included in the STATUS pin output, STATUS pin pulls low when charger operation is done since last read 1= ALERT_CHGR_MODE_DONE status is included in the STATUS pin output Check Section 7.9 for descriptions of ALERT_CHGR_MODE_DONE signal
[4]	INC_TSD	R/W	0	0= THRM_SD status is not included in the STATUS pin output, STATUS pin pulls low when thermal shutdown is triggered 1= THRM_SD status is included in the STATUS pin output Check Section 7.13 for descriptions of THRM_SD signal
[3]	INC_TSFAULT	R/W	0	0= TS_FAULT status is not included in the STATUS pin output, STATUS pin pulls low when TS_FAULT is triggered 1= TS_FAULT status is included in the STATUS pin output Check Section 7.13 for descriptions of TS_FAULT signal
[2]	STATUS_OR_DRV	R/W	0	0= Pin 8 operates as an open-drain digital output to indicate the IC status 1= Pin 8 operates as an external PMOS driver
[1]	DRV_CONTROL	R/W	0	This bit configures external PMOS driver logic. Only available when STATUS_OR_DRV is 1 0= Automatic control on external PMOS driver. Turn on PMOS when boost mode is not active. Shut off PMOS when entering boost mode. 1= Automatic control on external PMOS driver. Turn on PMOS when DRV_OUT bit is 1. Shut off PMOS when DRV_OUT bit is 0.
[0]	DRV_OUT	R/W	0	This bit configures external PMOS driver output manually. Only available when STATUS_OR_DRV is 1 and DRV_CONTROL bit is 1. 0= Turn off external PMOS 1= Turn on external PMOS

7.15 Register 0EH: SW_RST

SW_RST (software reset) is a write-only register/command that resets the entire part to the original default conditions at the end of the I2C SW_RST transaction (i.e., the data-byte ACK). Execution only occurs if DIN[7:0]=0x00. The effect of a SW_RST is identical to power-cycling the part.

TPS61383-Q1 also support hardware reset, when the two EN pins are both low(EN_BST=0 AND EN_CHGR=0), the entire registers are reset to the original default conditions.

Figure 7-26. SW_RST

7	6	5	4	3	2	1	0
CHIP_ID							
W-00000000b							

Table 7-5. SW_RST Register Field Descriptions

Bit	Field	Type	Reset	Description
[7:0]	SW_RST	W	00000000b	resets the entire part to the original default conditions

8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

TPS61383-Q1 is a bi-directional boost converter with CC/CV charger and battery health detection function. The device provides an integrated power structure in backup power system, like T-box and eCall applications. Use the following design procedure to design the TBOX system with TPS61383-Q1.

8.2 Typical Application

Figure 8-1 shows a typical e-latch application circuit for the TPS61383-Q1. This device is designed to charge super capacitor when the 12V main battery is normal and boost backup battery energy to V_{system} when 12V battery is disconnected.




Figure 8-1. Typical E-Latch Application

TPS61383-Q1 is also used for T-BOX applications. The following figure shows typical a T-BOX application circuit:



8.2.1 Design Requirements

The following table provides the parameters for our detailed design procedure example:

Table 8-1. Design Requirements

PARAMETERS	VALUES
Car battery input voltage:	Typical: 6 to approximately 18V, load damp: up to 40V
backup battery	3s super capacitor
backup battery voltage	1 to approximately 7.5V
Charging current	3A
Charging time	25s
Battery health detection current	1A
Boost output voltage	12V
Boost output current	4A
Mode selection	Automatic charger and boost mode
Voltage drop during mode transient	<= 500mV

8.2.2 Detailed Design Procedure

8.2.2.1 Selecting the External MOSFET

TPS61383-Q1 requires an external MOSFET (Q1) as the boost low side switch and SOH discharge switch. The external MOSFET is selected depending on the thermal performance, V_{DS} voltage and I_d current.

- TPS61383-Q1 supports only N-channel MOSFET as Q1.
- Recommend $Q_{gd} < 5nC$. Q_{gd} does not exceed 10nC at most.
- $V_{plateau}$ 2V – 3V. Do not exceed 3.5V at most.
- R_{dson} low as possible. Recommend R_{dson} less than 15mohm at most
- The drain-source breakdown voltage, $V(BR)_{DSS} \geq 30V$
- The continuous drain current is larger than the maximum peak current in the boost mode:

$$I_{peak} = \frac{I_{OUT}}{(1-D) \times eff} + \frac{V_{BUB} \times D}{2L \times f_{sw}} \quad (9)$$

where

- I_{OUT} is the maximum load current in boost mode.
- D is the duty cycle of boost operation.
- eff is the boost mode efficiency.
- L is the boost inductance.
- f_{sw} is the switching frequency in boost mode.
- V_{BUB} is the input voltage on BUB pin.

8.2.2.2 Selecting the External Schottky

TPS61383-Q1 requires an external Schottky diode (D1) to bypass the free wheeling current in charger mode. The external Schottky diode is mandatory when the elected charging current is $> 2A$. TI recommends a Schottky with continuous current $> 2A$ and V_F under peak current $< 650mV$. The following equation gives the peak current:

$$I_{Peak_MAX} = I_{CC} + \frac{V_{OUT_MAX} \times T_{SW}}{4L} \quad (10)$$

If peak current is 5A, please select a Schottky with $V_f < 650mV$ under 5A current. In this application example, DFLS230LQ-7 is selected for the low V_f and low leakage current.

8.2.2.3 Inductor Selection

A boost converter normally requires two main passive components for storing energy during power conversion: an inductor and an output capacitor. The inductor affects the steady state efficiency (including the ripple and efficiency), transient behavior, and loop stability, which makes the inductor the most critical component in an application.

When selecting the inductor and the inductance, the other important parameters are:

- The maximum current rating (RMS and peak current needs to be considered)
- The series resistance
- Operating temperature

The TPS61383-Q1 has built-in slope compensation to avoid subharmonic oscillation associated with current mode control. If the inductor value is too low and makes the inductor peak-to-peak ripple higher than 7A, the slew rate of the slope compensation is adequate, and the loop is unstable. Therefore, TI recommends to make the peak-to-peak current ripple between 2A to 5A when selecting the inductor.

The inductance is calculated by:

$$L = \frac{V_{BUB} \times \left(1 - \frac{V_{BUB} \times \text{eff}}{V_{OUT}}\right)}{\Delta I_L \times f_{sw}} \quad (11)$$

So, TI suggests 2.2μH for 400kHz switching frequency.

The current flowing through the inductor is the inductor ripple current plus the average input current. During power up, load faults, or transient load conditions, the inductor current increases above the peak inductor current calculated.

Inductor values has ±20%, or even ±30%, tolerance with no current bias. When the inductor current approaches the saturation level, the inductance decreases 20% to 35% from the value at 0A bias current, depending on how the inductor vendor defines saturation. When selecting an inductor, make sure the rated current, especially the saturation current, is larger than the peak current during the operation.

The inductor peak current varies as a function of the load, switching frequency, and input and output voltages. The peak current is calculated by:

$$I_{peak} = \frac{I_{OUT}}{(1-D) \times \text{eff}} + \frac{V_{BUB} \times D}{2L \times f_{sw}} \quad (12)$$

Select the inductor with a saturation current rating higher than the maximum inductor current.

where

- I_{peak} is the peak current of the inductor
- I_{OUT} is the output current
- D is the duty cycle
- eff is the efficiency
- V_{BUB} is the input voltage
- L is the inductance
- f_{sw} is the switching frequency

The heat rating current (RMS) is calculated with:

$$I_{LRMS} = \sqrt{(I_{BUB}^2 + \Delta I_L^2)/12} \quad (13)$$

where

- I_{LRMS} is the RMS current of the inductor
- I_{BUB} is the input current of the inductor

- ΔI_L is the ripple current of the inductor

Make sure that the peak current does not exceed the inductor saturation current and the RMS current is not over the temperature-related rating current of the inductors.

For a given physical inductor size, increasing inductance usually results in an inductor with lower saturation current. The total losses of the coil consists of the DC resistance (DCR) loss and the following frequency-dependent loss:

- The losses in the core material (magnetic hysteresis loss, especially at high switching frequencies)
- Additional losses in the conductor from the skin effect (current displacement at high frequencies)
- Magnetic field losses of the neighboring windings (proximity effect)

For a certain inductor, the larger current ripple (smaller inductor) generates the higher DC and also the frequency-dependent loss. An inductor with lower DCR is basically recommended for higher efficiency. However, there is typically a tradeoff between the loss and foot print. [Table 8-2](#) lists some recommended inductors. In this application example, the Coilcraft inductor XGL1060-222 is selected for the small size, high saturation current, and small DCR.

Table 8-2. Recommended Inductors for the TPS61383-Q1

PART NUMBER	L (μH)	DCR TYPICAL (mΩ)	SATURATION CURRENT (A)	HEAT RATING CURRENT (A)	SIZE (L × W × H)	VENDOR ⁽¹⁾
XGL1313-222MED	2.2	1.4	33.5 (20% Drop)	28.5 (ΔT 40K)	13.4 × 15.0 × 13.0	Coilcraft
XGL1060-222MED	2.2	3.8	21.5 (20% Drop)	25.3 (ΔT 40K)	10.0 × 11.3 × 6.0	Coilcraft
IHLP-4040DZ-ER2R2	2.2	8.2	25.6 (20% Drop)	12.0 (ΔT 40K)	10.16 × 10.195 × 4.0	Vishay
IHLP-6767DZ-ER2R2	2.2	4.57	17.5 (20% Drop)	26 (ΔT 40K)	17.15 × 11.94 × 4.0	Vishay
SPM10065VC-2R2M-D	2.2	4.2	39.2 (30% Drop)	17.4 (ΔT 40K)	10.5 × 10.0 × 6.5	TDK
7843340220	2.2	10	14.7 (30% Drop)	8.4 (ΔT 50K)	8.1 × 8.1 × 9.0	Würth Elektronik
784373680022	2.2	7.8	25.7 (30% Drop)	13.6 (ΔT 50K)	10 × 10.85 × 3.8	Würth Elektronik

(1) See the [Third-Party Products](#) disclaimer.

8.2.2.4 Capacitor in Super Capacitor Side

The capacitance in the backup battery side affects BUB loop stability. Select the effective capacitance between 5μF to 10μF if BUB loop functions needs to be applied. If BUB loop function is not required, then the capacitance in the BUB side does not have upper limit.

Care needs to be taken when evaluating the effective capacitance of a ceramic capacitor. For ceramic capacitors, the derating under dc bias voltage, aging, and AC signal must be taken into consideration. Taking Murata GCM21BR71C475KA73K as an example, the effective capacitance reduces by 56% when 8V DC voltage is applied.

If backup battery is connected to the IC through long cable, TI recommend adding extra 100 – 200μF electrolytic capacitors on the BUB side. This capacitor helps suppress LC ringing caused by parasite inductance on backup battery cable. Note that the electrolytic capacitor does not replace ceramic capacitor and 5μF to 10μF ceramic capacitors still must be placed near the IC.

8.2.2.5 Selecting the Output Capacitor

Main consideration for designing the output capacitor is the requirements for the output voltage drop when the main battery fails and the device transitions into boost mode. The minimum C_{out} is calculated by:

$$C_{out} > \frac{I_{outmax} \times 20\mu s}{\Delta V_{outmax}} \quad (14)$$

Where

- C_{OUT} is the output capacitance
- I_{OUTMAX} is the maximum output current
- ΔV_{OUTMAX} is the maximum output voltage drop allowed when transition into boost mode

20 μ s is the maximum transition time for the device to enter boost mode and start switching

The output ripple voltage another factor that affects the C_{out} selection. Assuming a capacitor with zero ESR, the minimum capacitance needed for a given ripple is calculated by

$$C_{out} > \frac{I_{outmax} \times (V_{out} - V_{BUB})}{f_{sw} \times \Delta V \times V_{out}} \quad (15)$$

Where

- I_{OUT} is the output current
- V_{OUT} is the output DC voltage
- V_{BUB} is the backup battery voltage
- ΔV is the output voltage ripple required
- f_{sw} is the switching frequency

Typically, a combination of ceramic capacitors and bulk electrolytic capacitors is needed to provide low ESR, high ripple current, and small output voltage ripple.

Ceramic capacitors has DC-bias derating that significantly reduce the effective capacitance when a DC-voltage is applied. So please check the DC-bias curve at Boost V_{out} target voltage when calculating the capacitance.

Electrolytic capacitors have large ESR and the ESR of the electrolytic capacitor increases by over 10 times under low temperature condition and seriously affects loop stability. So make sure low temperature ESR is considered when calculating loop stability. Poly-hybrid capacitors usually has smaller ESR under low temperature and is therefore more recommended.

Based on the application requirement, this application selects a 100 μ F electrolytic capacitor with four 10 μ F ceramic capacitors in parallel.

8.2.2.6 Loop Stability and Compensation Design

The TPS61383-Q1 requires external compensation, which allows the loop response to be optimized for each application. The COMP pin is the output of the internal error amplifier. An external compensation network, comprised of resistor R5 and ceramic capacitors C8 and C9, is connected to the COMP pin. Compensation parameter must be calculated case by case. The following section gives an example about how to calculate the compensation network parameters with the selected inductor and output capacitor.




Figure 8-3. TPS61383-Q1 Compensation Design

8.2.2.6.1 Small Signal Analysis

The TPS61383-Q1 uses the fixed frequency peak current mode control with an internal adaptive slope compensation to avoid subharmonic oscillation. With the inductor current information sensed, the small-signal model of the power stage reduces from a two-pole system, created by L and C_{OUT}, to a single-pole system, created by R_{OUT} and C_{OUT}. The single-pole system is easily used with the loop compensation. The following figure shows the equivalent small signal elements of a boost converter.




Figure 8-4. TPS61383-Q1 Control Equivalent Circuitry Model

The small signal of power stage is given by:

$$K_{PS}(s) = \frac{R_{out}(1-D)}{2R_{sense}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{zESR}}\right) \left(1 - \frac{s}{2\pi \times f_{zRHP}}\right)}{\left(1 + \frac{s}{2\pi \times f_{pPS}}\right)} \quad (16)$$

where

- D is the duty cycle
- R_{out} is the output load resistance
- R_{sense} is the equivalent internal current sense resistor, which is typically 6mΩ

The single pole of the power stage is given by:

$$f_{pPS} = \frac{2}{2\pi \times C_{out} \times R_{out}} \quad (17)$$

where

- C_{out} is the output capacitance. For a boost converter having multiple identical output capacitors in parallel, simply combine the capacitors with the equivalent capacitance

The zero created by the ESR of the output capacitor is given by:

$$f_{zESR} = \frac{1}{2\pi \times C_{out} \times R_{ESR}} \quad (18)$$

where

- R_{ESR} is the equivalent resistance in series of the output capacitor

The right-hand plane zero is given by:

$$f_{zRHP} = \frac{R_{out}(1-D)^2}{2\pi \times L} \quad (19)$$

where

- D is the duty cycle
- R_{out} is the output load resistor
- L is the inductance

Equation 20 shows the equation for feedback resistor network and the compensation network.

$$H_{COMP}(s) = G_{comp} \times R_{EA} \times \frac{R_{up} + R_{down}}{R_{down}} \times \frac{\left(1 + \frac{s}{2\pi \times f_{zCOMP}}\right)}{\left(s1 + \frac{s}{2\pi \times f_{pCOMP1}}\right)\left(1 + \frac{s}{2\pi \times f_{pCOMP2}}\right)} \quad (20)$$

where

- G_{COMP} is the gain of the error amplifier, typically $G_{EA} = 24\mu S$
- R_{EA} is the output impedance of the error amplifier, typically $R_{EA} = 5M\Omega$
- f_{pCOMP1} , f_{pCOMP2} is the frequency of the pole generated by compensation network
- f_{zCOMP} is the zero frequency of the compensation network

f_{pCOMP1} is given by:

$$f_{pCOMP1} = \frac{1}{2\pi \times R_{EA} \times C_{COMP}} \quad (21)$$

where

- C_{COMP} is the compensation capacitor

f_{pCOMP2} is given by:

$$f_{pCOMP2} = \frac{1}{2\pi \times R_{COMP} \times C_{HF}} \quad (22)$$

where

- C_{HF} is the high frequency bypass capacitor on COMP pin
- R_{COMP} is the resistor of the compensation network

f_{zCOMP} is given by:

$$f_{zCOMP} = \frac{1}{2\pi \times R_{COMP} \times C_{COMP}} \quad (23)$$

where

- C_{COMP} is the zero capacitor compensation
- R_{COMP} is the resistor of the compensation network

8.2.2.6.2 Loop Compensation Design

With the previous analysis on small signal models, calculate the compensation network parameters with the given inductor and output capacitor parameters. This section gives an example on calculating loop compensation.

1. Set the Crossover Frequency, f_c

The first step is to set the loop crossover frequency, f_c . The higher the crossover frequency, the faster the loop response is. The loop gain crosses over no higher than the lower of either 1/10 of the switching frequency, f_{SW} , or 1/5 of the RHPZ frequency, f_{ZRHP} .

2. Set the Compensation Resistance, R_{COMP}

For a well compensated boost system, the f_c is determined by R_{COMP} . For a properly designed boost system, f_{zCOMP} is placed below f_c to keep phase margin. And for common R_{COMP} range, R_{COMP} is far smaller than the amplifier output resistance R_{EA} , which makes $R_{COMP} \parallel R_{EA} \cong R_{COMP}$. Therefore, in the following equation, the initial gain $R_{COMP} \times G_{COMP} \times K_{FB}$ is determined by R_{COMP} . Therefore, the f_c is calculated by the equation that the close loop total gain $T(s) = K_{PS}(s) + H_{COMP}(s)$ is zero at f_c .

$$H_{COMP} = 20 \lg \left(G_{COMP} \times R_{COMP} \times \frac{R_{down}}{R_{up} + R_{down}} \right) = -K_{PS}(f_c) \quad (24)$$

where

- K_{PS} is the gain of the power stage
- G_{EA} is the transconductance of the amplifier, the typical value of $G_{EA} = 24\mu S$

3. Set the Compensation Zero capacitor, C_{COMP}

The compensation zero is placed at the power stage pole f_{pPS} to compensate the phase drop near f_{pPS} . Set $f_z = f_p$, the C_{COMP} is calculated as:

$$C_{COMP} = \frac{R_{out} \times C_{out}}{2R_{COMP}} \quad (25)$$

4. Set the Compensation Pole Capacitor, C_{HF}

The compensation pole is placed to eliminate the ESR zero produced by R_{ESR} and C_{out} . Set $f_{pCOMP2} = f_{zESR}$, and get:

$$C_{HF} = \frac{R_{ESR} \times C_{out}}{R_{COMP}} \quad (26)$$

5. Check Phase Margin and Gain Margin

The calculated compensation parameters does not always mean stability, especially when the C_{out} has big ESR which bring f_{zESR} into bandwidth. TI provides an excel calculation tool which generates bode plot after all compensation parameters are selected. Check the bode plot for stability after steps 1 – 4. TI recommends phase margin > 60deg and gain margin > 10db. Reduce desired f_c and re-calculate compensation in steps 1 – 4 if the margin does not meet requirements.




Figure 8-5. Evaluate Loop Stability

8.2.3 Application Curves




Figure 8-6. Boost Start-Up (3V Vin)




Figure 8-7. Boost Start-Up (5V Vin)




Figure 8-8. Boost Start-Up (7.5V Vin)




Figure 8-9. Boost Switching at Light Load




Figure 8-10. Boost Switching at 2A Load




Figure 8-11. Boost Switching at 4A Load




Figure 8-12. Boost Switching at 6A Load




Figure 8-13. Load Transient at Boost Mode (2A)




Figure 8-14. Load Transient at Boost Mode (4A)




Figure 8-15. Load Transient at Boost Mode (6A)




Figure 8-16. Load Sweep at Boost Mode (4A)




Figure 8-17. Load Sweep at Boost Mode (6A)




Figure 8-18. Line Transient at Boost Mode




Figure 8-19. Line Sweep at Boost Mode




Figure 8-20. Boost Output Short Protection




Figure 8-21. Boost Output Short Hiccup




Figure 8-22. Boost Output Short Recovery




Figure 8-23. BUB Loop




Figure 8-24. Standby Mode Transition into Boost Mode (12V Battery Interruption)




Figure 8-25. Boost Mode Transition into Standby Mode (12V Battery Recovery)




Figure 8-26. Charger Mode Transition into Boost Mode (12V Battery Interruption)




Figure 8-27. Boost Mode Transition into Charger Mode (12V Battery Recovery)




Figure 8-28. LDO Charger Start-Up




Figure 8-29. LDO Charger Steady State




Figure 8-30. Buck Charger Start-Up (1.5A)




Figure 8-31. Buck Charger Steady State (1.5A)




Figure 8-32. Buck Charger Start-Up (3A)




Figure 8-33. Buck Charger Steady State (3A)




Figure 8-34. Buck Charger Start-Up (5A)




Figure 8-35. Buck Charger Steady State (5A)




Figure 8-36. NiMH Intermittent Charge




Figure 8-37. SOH Steady State




Figure 8-38. 12V Battery Load Dump




Figure 8-39. 12V Battery Cold Crank

8.3 Power Supply Recommendations

The characteristics of the input supply must be capable of delivering the required input current to the loaded regulator. The average input current is calculated with the following equation.

$$I_{BUB} = \frac{V_{out} \times I_{out}}{V_{BUB} \times \eta} \quad (27)$$

where

- η is the efficiency

If the regulator is connected to the input supply through long wires or PCB traces, special care is required to achieve good performance. The parasitic inductance and resistance of the input cables has adverse effect on the operation of the regulator. The parasitic inductance, in combination with the low-ESR ceramic input capacitors, results in LC resonant circuit. This LC ring results in overvoltage transients at the input to the regulator or tripping UVLO. Consider that the supply voltage dips when a load transient is applied to the output depending on the parasitic resistance and inductance of the harness and characteristics of the supply. If the application is operating close to the minimum input voltage, this dip causes the regulator to momentarily shut down and reset. The best way to solve these kinds of issues is to reduce the distance from the input supply to the regulator. Additionally, use an aluminum input capacitor in parallel with the ceramics. The moderate ESR of this type of capacitor helps damping the input resonant circuit and reduce any overshoots or undershoots. A value in the range of 47 μ F to 100 μ F is typically sufficient to provide input damping and help hold the input voltage steady during large load transients.

8.4 Layout

8.4.1 Layout Guidelines

The PCB layout of any DC-DC converter is critical to the excellent performance of the design. Bad PCB layout generates extra noise and therefore disrupts the operation of an otherwise good schematic design. Even if the converter regulates correctly in some preliminary tests, bad PCB layout still affects reliability and increases risk under mass production. Furthermore, the EMI performance of the regulator is dependent on the PCB layout to a great extent.

In a boost converter, the most EMI-critical PCB feature is the loop formed by the output capacitor and low side MOSFET ground. This loop carries discontinuous currents with high di/dt which generates high voltage spikes on layout parasitic inductance. Excessive transient voltages disrupts the proper operation of the converter, affect EMI, and even damage the MOSFET. To reduce parasitic inductance on layout, ceramic Cout must be placed as close to Vout pin as possible (within 1mm) and low side MOSFET Q1 is placed as close to SW pin as possible. TI also recommend a smaller Cout (100nF – 1 μ F, 0603 package) closest to the Vout pin to bypass the high frequency noise. Avoid connecting this smaller Cout through vias.

Besides Cout loop, GND connection is also very important to avoid switching noise form affecting the IC. There are risks that the IC internal circuit get out of control or even damage if AGND is not connected correctly. Make sure that there is a separate AGND from PGND and connect VCC, COMP, AGND pin, thermal pad to AGND. AGND must be connected to PGND by single point (net-tie, 0ohm resistor or 10-20mil width trace). The net-tie is connected by a separate, short trace between low side MOSFET source (PGND) and AGND pad of the VCC capacitor. See also [Section 8.4.2](#) for detailed routing example on the GND connection.

Place the VCC capacitor close to the VCC pin and AGND pin. This capacitor must be routed with short, wide traces to the VCC pin and AGND pin.

Make layer 2 of the PCB a ground plane. This plane operates as a noise shield and as a heat dissipation path. Using layer 2 as GND plane reduces the enclosed area of the Cout loop and reduces parasitic inductance.

Provide wide polygon pour for IL, SW, VOUT, and PGND (low side MOSFET source). These paths must be as wide and direct as possible to reduce any voltage drops on the input or output paths of the converter to maximize efficiency.

Provide enough copper plane for proper heat sinking: Enough copper area must be applied to reduce $R_{\theta JA}$ under heavy load and high temperature. Apply at least a 4-layer board with two-ounce copper to the top and bottom PCB layers. If the PCB design uses multiple copper layers (recommended), thermal vias also connect to the inner layer heat-spreading ground planes. Note that the package of this device dissipates heat through all pins. Wide traces must be used for all pins except where noise considerations dictate minimization of area

8.4.2 Layout Example

According to the previous analysis on GND connection., the net-tie between AGND and PGND must be connected between the source of the low side MOSFET and AGND pad of VCC capacitor. Driver current return path is cut out from PGND copper and routed separately in parallel with the gate trace as differential pairs so that the mutual inductance eliminates parasite inductance. Also, VCC Cap must be placed as close to the IC as possible.




Figure 8-40. GND Connection Layout Example




Figure 8-41. TPS61383-Q1 Typical Layout Top Layer




Figure 8-42. TPS61383-Q1 Typical Layout Bottom Layer

9 Device and Documentation Support

9.1 Device Support

9.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

9.2 Documentation Support

9.2.1 Related Documentation

For related documentation, see the following:

- Texas Instruments, [Performing Accurate Power Save Mode Efficiency Measurements application note](#)
- Texas Instruments, [Accurately Measuring Efficiency of Ultra-low-IQ Devices analog design journal](#)
- Texas Instruments, [IQ: What it is, What it isn't, and How to Use it analog design journal](#)

9.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on [ti.com](https://www.ti.com). Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.4 Support Resources

TI E2E™ support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

9.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.7 Glossary


[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

10 Revision History


DATE	REVISION	NOTES
June 2026	*	Initial Release

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical packaging and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



LAND PATTERN EXAMPLE
SCALE: 20X



4229510/D 04/2025

NOTES: (continued)


- This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

RAV0024A

WQFN-FCRLF - 0.8 mm max height

PLASTIC QUAD FLATPACK - NO LEAD



SOLDER PASTE EXAMPLE
 BASED ON 0.125 mm THICK STENCIL
 SCALE: 20X

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 FUSED PAD 11 - 14 & 18-20: 62%
 FUSED PAD 15-17: 68%
 PAD 25: 79%

4229510/D 04/2025

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025