











TPS61251 SLVSAF7C - SEPTEMBER 2010-REVISED APRIL 2019

TPS61251 Boost Converter for Battery Backup Charging With Adjustable Constant **Current and Snooze Mode**

Features

- Resistor Programmable Input Current Limit
 - ±10% Current accuracy at 500 mA over full temperature range
 - Programmable from 100 mA up to 1500 mA
- Snooze mode draws only 2 µA (typical) quiescent current
- Designed to charge large capacitor values in the Farad range
- Up to 92% Efficiency
- Power good indicates appropriate output voltage level even in shutdown
- V_{IN} range from 2.3 V to 6 V
- Adjustable output voltage up to 6.5 V
- 100% Duty-cycle mode when $V_{IN} > V_{OUT}$
- Load disconnect and reverse current protection
- Short-circuit protection
- Typical operating frequency 3.5 MHz
- Available in a 2 x 2-mm WSON-8 package
- Create a custom design using the TPS61251 with the WEBENCH® Power Designer

2 Applications

- Current limited applications with high peak power loads (SSD, PCMCIA Tx bursts, memory, GPRS/GSM Tx)
- Li-Ion applications
- Battery backup applications
- Audio applications
- RF-PA buffer

Description

The TPS61251 device provides a power supply solution for products powered by either a three-cell, NiCd or NiMH battery, or a one-cell Li-lon or Lipolymer battery. The wide input voltage range is ideal to power portable applications like mobile phones, solid state drives (SSD) and wireless modems. The converter is designed to charge large capacitors in the Farad range to support battery back up applications. During capacitor charging, TPS61251 device is working as a constant current source until V_{OUT} has reached its programmed value. The charge current can be programmed by an external resistor R_{ILIM} and provides a ±10% accuracy for the 500-mA average input current limit.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS61251	WSON (8)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic






Table of Contents

1	Features 1		9.4 Device Functional Modes	11
2	Applications 1	10	Application and Implementation	12
3	Description 1		10.1 Application Information	12
4	Revision History2		10.2 Typical Application	12
5	Description (Continued)3	11	Power Supply Recommendations	18
6	Device Options	12	Layout	18
7	Pin Configuration and Functions 4		12.1 Layout Guidelines	18
8	Specifications		12.2 Layout Example	18
O	8.1 Absolute Maximum Ratings		12.3 Thermal Consideration	19
	8.2 ESD Ratings	13	Device and Documentation Support	20
	8.3 Recommended Operating Conditions		13.1 Device Support	20
	8.4 Thermal Information		13.2 Development Support	20
	8.5 Electrical Characteristics 6		13.3 Receiving Notification of Documentation Update	es <mark>20</mark>
	8.6 Typical Characteristics 6		13.4 Community Resource	20
9	,, ·		13.5 Trademarks	20
9	Detailed Description		13.6 Electrostatic Discharge Caution	20
	9.1 Overview		13.7 Glossary	21
	9.2 Functional Block Diagram 9 9.3 Feature Description 9	14	Mechanical, Packaging, and Orderable Information	21

4 Revision History

changes from Revision B (July 2015) to Revision C				
Added "±10% accuracy for the 500-mA average input current limit" to Features and Description	1			
Added links for Webench	1			
Added Receiving Notification of Documentation Updates	20			
Changes from Revision A (May 2015) to Revision B	Page			
Deleted package suffix from device number in the Device Options table.	3			
Changes from Original (September 2010) to Revision A	Page			
 Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section 	1			



5 Description (Continued)

The TPS61251 device in combination with a reservoir capacitor allows the converter to provide high current pules that would exceed the capability of the suppling circuit (PC slot, USB) and keeps the slot power safely within its capabilities. During light loads the device automatically enters an enhanced power save mode (snooze mode), which allows the converter to maintain the required output voltage, while only drawing 2 μ A from the battery. This allows maximum efficiency at lowest quiescent currents.

TPS61251 device allows the use of small inductors and input capacitors to achieve a small solution size. During shutdown, the load is completely disconnected from the battery and will not discharge either the battery nor the charged bulk capacitor. The TPS61251 device is available in a 8-pin QFN package measuring 2 x 2 mm (DSG).

6 Device Options


OUTPUT VOLTAGE ⁽¹⁾	PART NUMBER (2)
Adjustable	TPS61251

- (1) Contact TI for other fixed output voltage options
- (2) For detailed ordering information check the Mechanical, Packaging, and Orderable Information section at the end of this data sheet.



7 Pin Configuration and Functions

DSG Package 8-Pin WSON Top View



Pin Functions

PIN		1/0	DESCRIPTION	
NAME	NO.	1/0	DESCRIPTION	
EN	6	I	Enable input (1 enabled, 0 disabled)	
FB	3	I	Voltage feedback pin	
GND	1		Ground	
ILIM	4	I	Adjustable average input current limit. Can be connected to V _{IN} for maximum current limit or to GND for minimum current limit.	
PG	5	0	Output power good (1 good, 0 failure; open drain)	
SW	7	I	Connection for Inductor	
VIN	8	I	Supply voltage for power stage	
VOUT	2	0	Boost converter output	
Exposed Thermal Pad			Must be soldered to achieve appropriate power dissipation and for mechanical reasons. Must be connected to GND.	

Product Folder Links: TPS61251

Copyright © 2010–2019, Texas Instruments Incorporated



8 Specifications

8.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) (1)

	· · · · · · · · · · · · · · · · · · ·			
		MIN	MAX	UNIT
Voltage ⁽²⁾	VIN, VOUT, SW, EN, PG, FB, ILIM	-0.3	7	V
Temperature	Operating junction, T _J	-40	150	°C
	Storage, T _{stq}	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods my affect device reliability.

8.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins (1)	±2000	
V _(ESD)	Electrostatic discharge	Charged device model (CDM), per JEDEC specification JESD22-C101, all pins (2)	±500	V

⁽¹⁾ JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

8.3 Recommended Operating Conditions

	MIN	NOM MAX	UNIT
Supply voltage at VIN	2.3	6	V
Output voltage at VOUT	3	6.5	V
Programable input current limit set by R _{ILIM}	100	1500	mA
Operating free air temperature, T _A	-40	85	°C
Operating junction temperature, T _J	-40	125	°C

8.4 Thermal Information

		TPS61251	
	THERMAL METRIC ⁽¹⁾	DSG (WSON)	UNIT
		8 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	80.2	°C/W
$R_{\theta JCtop}$	Junction-to-case (top) thermal resistance	93.5	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	54.2	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	59.3	°C/W
$R_{\theta JCbot}$	Junction-to-case (bottom) thermal resistance	20	°C/W

For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

⁽²⁾ All voltages are with respect to network ground terminal.

⁽²⁾ JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.



8.5 Electrical Characteristics

Over recommended free air temperature range, typical values are at T_A = 25°C. Unless otherwise noted, specifications apply for condition V_{IN} = EN = 3.6 V, V_{OUT} = 5.5 V.

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V_{FB}	Feedback voltage		1.182	1.2	1.218	V	
	Maximum line regulation	2.3 V ≤ V _{IN} ≤ 6 V		0.5%			
	Maximum load regulation			0.5%			
f	Oscillator frequency			3500		kHz	
_	High side switch ON resistance			200		mΩ	
r _{DS(on)}	Low side switch ON resistance			130		mΩ	
	Reverse leakage current into V _{OUT}	EN = GND			3.5	μΑ	
		ILIM pin set to V _{IN}		1500		mA	
I _{IN(DC)}	Programmable input average switch current limit	ILIM pin set to GND		100		mA	
		$R_{ILIM} = 20 \text{ k}\Omega \text{ (500 mA)}$	-10%		10%		
		PFM enabled, device is not switching		30		μА	
IQ	Quiescent current	SNOOZE mode, $I_{OUT} = 0$ mA, current into V_{IN} pin		2			
I _{SD}	Shutdown current ⁽¹⁾	V _{IN} turned on when EN is connected to GND and no voltage is present at V _{OUT}		0.85	3.5	μΑ	
OVP	Input over voltage protection throughold	Falling		6.4	V		
OVP	Input over voltage protection threshold	Rising		6.5			
CONTR	OL STAGE						
.,	I la de a colta de la classit thuse hald	Falling		2	2.1	V	
V_{UVLO}	Under voltage lockout threshold	Hysteresis		0.1		V	
V_{IL}	EN input low voltage	2.3 V ≤ V _{IN} ≤ 6 V			0.4	V	
V_{IH}	EN input high voltage	2.3 V ≤ V _{IN} ≤ 6 V	1			V	
	EN, PG input leakage current	Clamped on GND or V _{IN}			0.5	μΑ	
	Davier Cood thread all valle as	Rising referred to V _{FB}	92.5%	95%	97.5%		
	Power Good threshold voltage	Falling referred to V _{OUT}		2.3		V	
	Power good delay			50		μs	
	Overtemperature protection			140		°C	
	Overtemperature hysteresis			20		°C	

⁽¹⁾ When the power good threshold is triggered the first time a comparator is turned on to observe the output voltage increasing the shutdown current.

8.6 Typical Characteristics

Table 1. Table Of Graphs

DESCRIPTION	FIGURE	
Efficiency	vs Output current (V _{OUT} = 5.5 V, I _{LIM} = 1.5 A, R1 = 2320 k Ω and R2 = 649 k Ω)	Figure 1
	vs Output current in 100% Duty-Cycle Mode (V $_{OUT}$ = 5.5V, I $_{LIM}$ = 1.5 A, R1 = 2320 k Ω and R2 = 649 k $\Omega)$	Figure 2
	vs Input voltage (V $_{OUT}$ = 5.5 V, I $_{LOAD}$ = {0.01;0.1; 1.0; 10; 100; 500 mA}, R1 = 2320 k Ω and R2 = 649 k Ω)	Figure 3
Maximum output current	vs Input voltage (V _{OUT} = 5.5 V, I _{LIM} = {100; 200; 500; 1000; 1500 mA}, R1 = 1000 k Ω and R2 = 280 k Ω)	Figure 4
Output voltage	vs Output current (V _{OUT} = 5.5 V, I _{LIM} = 1.5 A, R1 = 1000 k Ω and R2 = 280 k Ω)	Figure 5






Figure 1. Efficiency vs Output Current




Figure 2. Efficiency vs Output Current In 100% Duty-Cycle Mode




Figure 3. Efficiency vs Input Voltage




Figure 4. Maximum Output Current vs Input Voltage




Figure 5. Output Voltage vs Output Current

Copyright © 2010–2019, Texas Instruments Incorporated

Product Folder Links: *TPS61251*



9 Detailed Description

9.1 Overview

The TPS61251 boost converter operates as a quasi-constant frequency adaptive on-time controller. In a typical application the frequency is 3.5 MHz and is defined by the input to output voltage ratio and does not vary from moderate to heavy load currents. At light load the converter automatically enters power-save mode and operates in pulse frequency modulation (PFM) mode. During PWM operation the converter uses a unique fast response quasi-constant on-time valley current mode controller scheme which offers excellent line and load regulation and the use of small ceramic input capacitors.

Based on the $V_{\text{IN}}/V_{\text{OUT}}$ ratio, a simple circuit predicts the required on-time. At the beginning of the switching cycle, the low-side N-MOS switch is turned on and the inductor current ramps up to a peak current that is defined by the on-time and the inductance. In the second phase, once the on-timer has expired, the rectifier is turned on and the inductor current decays to a preset valley current threshold. Finally, the switching cycle repeats by setting the on timer again and activating the low-side N-MOS switch.


The TPS61251 device directly and accurately controls the average input current through intelligent adjustment of the valley current limit, allowing an accuracy of ±10% at 500-mA average input current. Together with an external bulk capacitor the TPS61251 device allows an application to be interfaced directly to its load, without overloading the input source due to appropriate set average input current limit.

High values of output capacitance are mainly achieved by putting capacitors in parallel. This reduces the overall series resistance (ESR) to very low values. This results in almost no voltage ripple at the output and therefore the regulation circuit has no voltage drop to react on. Nevertheless to ensure accurate output voltage regulation even with very low ESR the regulation loop can switch to a pure comparator regulation scheme. During this operation the output voltage is regulated between two thresholds. The upper threshold is defined by the programmed output voltage and the lower value is about 10 mV lower. If the upper threshold is reached the off-time is increased to reduce the current in the inductor. Therefore the output voltage will slightly drop until the lower threshold is tripped. Now the off-time is reduced to increase the current in the inductor to charge up the output voltage to the steady-state value. The current swing during this operation mode is strongly depending on the current drawn by the load but will not exceed the programmed current limit. The output voltage during comparator operation stays within the specified accuracy with minimum voltage ripple.

This architecture with adaptive slope compensation provides excellent transient load response and requiring minimal output filtering. Internal softstart and loop compensation simplifies the design process while minimizing the number of external components.



9.2 Functional Block Diagram



9.3 Feature Description

9.3.1 Current Limit Operation

The current limit circuit employs a valley current sensing scheme. Current limit detection occurs during the offtime through sensing of the voltage drop across the synchronous rectifier. The output voltage is reduced as the power stage of the device operates in a constant current mode. The maximum continuous output current $(I_{OUT(CL)})$, before entering current limit (CL) operation, can be defined by Equation 1 as shown below:

$$I_{OUT(CL)} = (1 - D) \cdot I_{IN(DC)}$$
(1)

The duty cycle (D) can be estimated by following Equation 2

$$D = 1 - \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (2)



Feature Description (continued)

9.3.2 Soft Start

The TPS61251 device has an internal charging circuit that controls the current during the output capacitor charging and prevents the converter from inrush current that exceeds the set current limit. For typical 100 μ s the current is ramped to the set current limit. After reaching the current limit threshold the output capacitor is charged with a constant current until the programmed output voltage is reached. During the phase where $V_{IN} > V_{OUT}$ the rectifying switch is controlled by the current limit circuit and works as a linear regulator in constant current mode. If then $V_{IN} = V_{OUT}$, the converter starts switching and boosting up the voltage to its nominal output voltage by still charging the capacitor with a constant current set by resistor R_{ILIM} . During constant current charging power dissipation in the TPS61251 device is increased resulting in a thermal rise or heating of the device. If the output capacitor is very large charging time can be long and thermal rise high. To prevent overheating of the device during the charge phase the current will be limited to a lower value when device temperature is high. Please refer to *Thermal Regulation*.

9.3.3 Enable

The device is enabled by setting EN pin to a voltage above 1 V. At first, the internal reference is activated and the internal analog circuits are settled. Afterwards, the softstart is activated and the output voltage ramps up. The output voltage reaches its nominal value as fast as the current limit settings and the load condition allows it.

The EN input can be used to control power sequencing in a system with several DC-DC converters. The EN pin can be connected to the output of another converter, to drive the EN pin high and getting a sequencing of supply rails. With EN = GND, the device enters shutdown mode.

9.3.4 Undervoltage Lockout (UVLO)

The UVLO prevents the device from malfunctioning at low input voltages and the battery from excessive discharge. It disables the output stage of the converter once the falling V_{IN} trips the undervoltage lockout threshold V_{UVLO} which is typically 2 V. The device starts operation once the rising V_{IN} trips V_{UVLO} threshold plus its hysteresis of 100 mV at typical 2.1 V.

9.3.5 Power Good

The device has a built-in power good function to indicate whether the output voltage has reached the programmed value and therefore the capacitor is fully charged. The power good output (PG) is set high if the feedback voltage reaches 95% of its nominal value. The power good comparator operates even in shut down mode when EN is set to low and/or V_{IN} is turned off. This guaranties power good functionality until the capacitor is discharged. The PG output goes low when V_{OUT} drops below 2.3 V and indicates the discharge of the capacitor. If the output voltage decreases further and goes below 2 V the converter disables all internal circuitry. Therefore the PG open drain output becomes high resistive and follows the voltage the pullup resistor is connected to.

Because power good functionality is active as long as the output capacitors are charged the converter can be disconnected from its supply but is still supplying the following circuitry with energy. A connected buck converter or buck-boost converter can use this energy to support a follow-on circuit that needs additional energy for a secured shut down.

9.3.6 Input Overvoltage Protection

This converter has a input overvoltage protection that protects the device from damage due to a voltage higher than the absolute maximum rating of the input allows. If 6.5 V (typical) at the input is exceeded, the converter completely shuts down to protect its inner circuitry as well as the circuit connected to V_{OUT}. If the input voltage drops below 6.4 V (typical), the device turns on again and enters normal start-up again.

9.3.7 Load Disconnect and Reverse Current Protection

The TPS61251 device has an intelligent load disconnect circuit that prevents current flow in any direction during shutdown. In case of a connected battery and $V_{\text{IN}} > V_{\text{OUT}}$ the converter will not discharge the battery during shutdown of the converter. In the opposite case when a bulk capacitor is connected to VOUT and charged to a higher voltage than V_{IN} the converter prevents the capacitor from being discharged through the input load (battery).



Feature Description (continued)

9.3.8 Thermal Regulation

The TPS61251 device contains a thermal regulation loop that monitors the die temperature. If the die temperature rises to values above 110°C, the device automatically reduces the current to prevent the die temperature from further increasing. Once the die temperature drops about 10°C below the threshold, the device will automatically increase the current to the target value. This function also reduces the current during a short-circuit-condition.


9.3.9 Thermal Shutdown

As soon as the junction temperature, T_J , exceeds 140°C (typical) the device enters thermal shutdown. In this mode, the High Side and Low Side MOSFETs are turned off. When the junction temperature falls about 20°C below the thermal shutdown, the device continues the operation.

9.4 Device Functional Modes

9.4.1 Power-Save Mode

The TPS61251 device integrates a power save mode to improve efficiency at light load. In power save mode the converter only operates when the output voltage trips below a set threshold voltage. It ramps up the output voltage with several pulses and goes into power save mode once the output voltage exceeds the set threshold voltage. During the power save operation when the output voltage is above the set threshold the converter turns off some of the inner circuits to save energy.



The PFM mode is left and PWM mode entered in case the output current can not longer be supported in PFM mode.

9.4.2 Snooze Mode

During this enhanced power save mode, the converter still maintains the output voltage with a tolerance of $\pm 2\%$. The operating current in snooze mode is, however, drastically reduced to a typical value of 2 μ A. This will be achieved by turning off as much as possible of the inner regulation circuits. Load current in snooze mode is limited to 2 mA. If the load current increases above 2 mA, the controller recognizes a further drop of the output voltage and the device turns on again to charge the output capacitor to the programmed output voltage again.

9.4.3 100% Duty-Cycle Mode

If $V_{\text{IN}} > V_{\text{OUT}}$ the TPS61251 device offers the lowest possible input-to-output voltage difference while still maintaining current limit operation with the use of the 100% duty-cycle mode. In this mode, the PMOS switch is constantly turned on. During this operation the output voltage follows the input voltage and will not fall below the programmed value if the input voltage decreases below V_{OUT} . The output voltage drop during 100% mode depends on the load current and input voltage, and the resulting output voltage is calculated using Equation 3.

$$V_{OUT} = V_{IN} - (DCR + r_{DS(on)}) \cdot I_{OUT}$$

where

- . DCR is the DC resistance of the inductor
- r_{DS(on)} is the typical on-resistance of the PMOS switch

(3)



10 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

10.1 Application Information

The TPS61251 device provides a power supply solution for products powered by either a three-cell, NiCd or NiMH battery, or a one-cell Li-lon or Li-polymer battery. The wide input voltage range is ideal to power portable applications like mobile phones, solid state drives (SSD) and wireless modems. The converter is designed to charge large capacitors in the Farad range to support battery back up applications.

10.2 Typical Application

Figure 6 shows a typical application for 5.5-V output voltage with input current limit.




Figure 6. Typical Application Schematic

10.2.1 Design Requirements

Table 2 lists the design requirements.

Table 2. Design Parameters

PARAMETER	SYMBOL	VALUE	UNIT
Input voltage	V _{IN}	3.6	V
Minimum input voltage	V _{IN(min)}	2.9	V
Output voltage	V _{OUT}	5.5	V
Input current limit set by R _{ILIM}	I _{LIM}	500	mA
Feedback voltage	V_{FB}	1.2	V
Switching frequency	f	3.5	MHz
Estimated efficiency	η	90%	
Inductor value of choice	L1	1	μH

Copyright © 2010-2019, Texas Instruments Incorporated Product Folder Links: TPS61251



10.2.2 Detailed Design Procedure

10.2.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61251 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- · Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

10.2.2.2 Output Voltage Setting

The output voltage can be calculated using Equation 4.

$$V_{OUT} = V_{FB} \cdot \left(1 + \frac{R_1}{R_2}\right) \tag{4}$$

To minimize the current through the feedback divider network and therefore increase efficiency during snooze mode operation, R2 must be > 240 k. To keep the network robust against noise the resistor divider can also be in the lower 100-k values. In this case, R1 is 1000 k Ω and R2 is 280 k Ω .

An external feed forward capacitor C1 is required for optimum load transient response. The value of C1 must be 1000 pF. The connection from FB pin to the resistor divider should be kept short and away from noise sources, such as the inductor or the SW line.

10.2.2.3 Average Input Current Limit

The average input current is set by selecting the correct external resistor value correlating to the required current limit. Equation 5 is a guideline for selecting the correct resistor value.

$$R_{ILIM} = \frac{1.0V}{I_{LIM}} \cdot 10,000 \tag{5}$$

For a current limit of 500 mA the resistor value is 20 $k\Omega$

To allow maximum current limit (1500 mA) the ILIM pin can be directly connected to V_{IN} . If ILIM is connected to GND the minimum current (100 mA) limit is set.

10.2.2.4 Maximum Output Current

The maximum output current is set by R_{ILIM} and the input to output voltage ratio and can be calculated using Equation 6.

$$I_{OUT(max)} \approx I_{LIM} \cdot \frac{V_{IN} \cdot \eta}{V_{OUT}}$$
 (6)

Following the example, $I_{OUT(max)}$ will be 295 mA at 3.6 V input voltage and will decrease with lower input voltage values due to the energy conservation.

(8)



10.2.2.5 Inductor Selection

As for all switch mode power supplies two main passive components are required for storing the energy during operation. This is done by an inductor and an output capacitor. The inductor must be connected between VIN and SW pin to make sure that the TPS61251 device operates. To select the right inductor current rating the programmed input current limit as well as the current ripple through the inductor is necessary. Estimation of the maximum peak inductor current can be done using Equation 7.

$$I_{L_{(max)}} = I_{LIM} + \Delta I_{L} = I_{LIM} + \frac{V_{IN(min)} \cdot D}{L \cdot f} \quad \text{with} \quad D = 1 - \frac{V_{IN(min)} \cdot \eta}{V_{OUT}}$$

$$(7)$$

Regarding the example from above the current ripple (ΔI_L) will be 290 mA and therefore an inductor with a rated current of about 800 mA should be used.

The TPS61251 device is designed to work with inductor values between 1 μ H and 2.2 μ H. TI recommends a 1.5 μ H inductor for typical applications. In space constrained applications, it might be possible to consider smaller inductor values depending on the targeted inductor ripple current. Therefore, the inductor value can be reduced down to 1 μ H without degrading the stability.

In regular boost converter designs the current through the inductor is defined by the switch current limit of the converters switches and therefore bigger inductors have to be chosen. The TPS61251 device allows the design engineer to reduce the current limit to the needs of the application regardless the maximum switch current limit of the converter. Programming a lower current value allows the use of smaller inductors without the danger to get into saturation.

10.2.2.6 Output Capacitor

The second energy storing device is the output capacitor. When selecting output capacitors for large pulsed loads, the magnitude and duration of the pulsing current, together with the ripple voltage specification, determine the choice of the output capacitor. Both the ESR of the capacitor and the charge stored in the capacitor each cycle contribute to the output voltage ripple. The ripple due to the charge is approximately what results from Equation 8.

$$V_{\text{RIPPLE(mV)}} = \frac{I_{\text{PULSE}} - I_{\text{STANDBY}} \cdot t_{\text{on}}}{C_{\text{OUT}}}$$

where

- I_{PULSE} and t_{ON} are the peak current and on time during transmission burst.
- I_{STANDBY} is the current in standby mode.

The above is a worst-case approximation assuming all the pulsing energy comes from the output capacitor.

The ripple due to the capacitor ESR is defined by Equation 9.

$$\Delta V_{ESR} = (I_{PULSE} - I_{STANDBY}) \cdot ESR$$
(9)

High capacitance values and low ESR can lead to instability in some internally compensated boost converters. The internal loop compensation of the TPS61251 device is optimized to be stable with output capacitor values greater than 150 μ F with very low ESR.

Because big bulk capacitors can not be placed very close to the IC, it is required to put a small ceramic capacitor of about 4.7 μ F as close as possible to the output terminals. This will reduce parasitic effects that can influence the functionality of the converter.

Table 3. List Of Bulk Capacitors

VENDOR (alphabetical order)	CAPACITANCE	PART NUMBER		
Kemet	470 μF, 6.3 V, 55 m Ω	T520W477M006ATE055		
Sanyo	470 μF, 6.3 V, 35 m Ω	6TPE470MAZU		



10.2.2.7 Input Capacitor

Multilayer ceramic capacitors are an excellent choice for input decoupling of the step-up converter as they have extremely low ESR and are available in small form factors. Input capacitors should be located as close as possible to the device. While a 10- μ F input capacitor is sufficient for most applications, larger values may be used to reduce input current ripple on the supply rail without limitations. Although low ESR tantalum capacitors may be used.

NOTE

DC Bias effect: High capacitance ceramic capacitors have a DC Bias effect, which has a strong influence on the final effective capacitance. Therefore, the right capacitor value has to be chosen very carefully. Package size and voltage rating in combination with material are responsible for differences between the rated capacitor value and the effective capacitance. A 10-V rated 0805 capacitor with 10 μ F can have an effective capacitance of less 5 μ F at an output voltage of 5 V.

10.2.2.8 Checking Loop Stability

The first step of circuit and stability evaluation is to look from a steady-state perspective at the following signals:

- Switching node, SW
- Inductor current, I₁
- Output ripple voltage, V_{OUT(AC)}

These are the basic signals that need to be measured when evaluating a switching converter. When the switching waveform shows large duty cycle jitter or the output voltage or inductor current shows oscillations, the regulation loop may be unstable. This is often a result of board layout and/or L-C combination.

As a next step in the evaluation of the regulation loop, the load transient response is tested. The time between the load transient takes place and the turn on of the PMOS switch, the output capacitor must supply all of the current required by the load. V_{OUT} immediately shifts by an amount equal to $\Delta I_{(LOAD)} \times ESR$, where ESR is the effective series resistance of C_{OUT} . $\Delta I_{(LOAD)}$ begins to charge or discharge C_{OUT} generating a feedback error signal used by the regulator to return V_{OUT} to its steady-state value. The results are most easily interpreted when the device operates in PWM mode.

During this recovery time, V_{OUT} can be monitored for settling time, overshoot or ringing that helps judge the converter's stability. Without any ringing, the loop has usually more than 45°C of phase margin. Because the damping factor of the circuitry is directly related to several resistive parameters (for example, MOSFET $r_{DS(on)}$) that are temperature dependant, the loop stability analysis has to be done over the input voltage range, load current range, and temperature range.

10.2.3 Application Curves

Table 4. Table Of Graphs

DESCRIPTION		FIGURE
	Load transient response (Tantal Capacitor 2.3 mF with >60 m Ω ESR, VOUT = 5.5 V, VIN = 3.6 V, ILIM = 1000 mA, Load change from 50 mA to 550 mA)	Figure 7
Waveforms	Load transient response (6 × 330-uF Polymer Tantal <5 m Ω ESR in total, V _{OUT} = 5.5 V, V _{IN} = 3.6 V, I _{LIM} = 1000 mA, Load change from 500 mA to 1500 mA)	
	Start-up after enable (V _{OUT} = 5.5 V, V _{IN} = 3.6 V, I _{LIM} = 1000 mA)	Figure 9
	Start-up after enable (V _{OUT} = 5.5 V, V _{IN} = 3.6 V, I _{LIM} = 500 mA)	Figure 10






Table 5 lists the components used for the waveform measurements.

Table 5. List Of Components

REFERENCE	DESCRIPTION	MANUFACTURER						
U1	TPS61251	Texas Instruments						
L1	1 μ H, 2.1 A, 27 m Ω , 2.8 mm × 2.8 mm × 1.5 mm	DEM2815C, TOKO						
C1	1 x 4.7 μF, 10 V, 0805, X7R ceramic	GRM21BR71A475KA73, Murata						
C2	1 x 1000 pF, 50 V, 0603, COG ceramic	GRM1885C1H102JA01B, Murata						
C3	1 x 4.7 μF, 10 V, 0805, X7R ceramic	GRM21BR71A475KA73, Murata						
C4	20 x 100 uF, 6.3 V, 1206, X5R	GRM31CR60J107ME39B, Murata						
R1	Depending on the output voltage of TF $k\Omega$)	Depending on the output voltage of TPS61251, 1% (all waveform measurements with 5.5 V output voltage uses 1000 kΩ)						
R2	Depending on the output voltage of TF	Depending on the output voltage of TPS61251, 1% (all waveform measurements with 5 V output voltage uses 280 kΩ)						
R3	Depending on the input current limit of	Depending on the input current limit of TPS61251, 1%						



Table 5. List Of Components (continued)

REFERENCE	DESCRIPTION	MANUFACTURER
R4	1 MΩ, 1%	any



11 Power Supply Recommendations

The power supply can be a three-cell alkaline, NiCd or NiMH battery, or a one-cell Li-lon or Li-polymer battery. The input supply should be well regulated with the rating of the TPS61251 device. If the input supply is located more than a few inches from the device, additional bulk capacitance may be required in addition to the ceramic bypass capacitors. An electrolytic or tantalum capacitor with a value of 47 µF is a typical choice.

12 Layout

12.1 Layout Guidelines

For all switching power supplies, the layout is an important step in the design, especially at high peak currents and high switching frequencies. If the layout is not carefully done, the regulator could show stability problems as well as EMI problems. Therefore, use wide and short traces for the main current path and for the power ground tracks. The input capacitor, output capacitor, and the inductor should be placed as close as possible to the IC. Use a common ground node for power ground and a different one for control ground to minimize the effects of ground noise. Connect these ground nodes at any place close to one of the ground pins of the IC.

The feedback divider should be placed close to the IC to keep the feedback connection short. To lay out the ground, short traces and wide are recommended. This avoids ground shift problems, which can occur due to superimposition of power ground current and the feedback divider.

12.2 Layout Example




Figure 11. Suggested Layout Without Bulk Capacitors (Top)



12.3 Thermal Consideration

Implementation of integrated circuits in low-profile and fine-pitch surface-mount packages typically requires special attention to power dissipation. Many system-dependant issues such as thermal coupling, airflow, added heat sinks and convection surfaces, and the presence of other heat-generating components affect the power-dissipation limits of a given component.

Three basic approaches for enhancing thermal performance are listed below:

- Improving the power dissipation capability of the PCB design
 - For example, increase of the GND plane on the top layer which is connected to the exposed thermal pad
 - Use thicker cupper layer
- Improving the thermal coupling of the component to the PCB
- Introducing airflow in the system

Junction-to-ambient thermal resistance is highly application and board-layout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design. The maximum junction temperature (T_J) of the TPS61251 device is 150°C.



13 Device and Documentation Support

13.1 Device Support

13.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

13.2 Development Support

13.2.1 Custom Design With WEBENCH® Tools

Click here to create a custom design using the TPS61251 device with the WEBENCH® Power Designer.

- 1. Start by entering the input voltage (V_{IN}), output voltage (V_{OUT}), and output current (I_{OUT}) requirements.
- 2. Optimize the design for key parameters such as efficiency, footprint, and cost using the optimizer dial.
- 3. Compare the generated design with other possible solutions from Texas Instruments.

The WEBENCH Power Designer provides a customized schematic along with a list of materials with real-time pricing and component availability.

In most cases, these actions are available:

- Run electrical simulations to see important waveforms and circuit performance
- Run thermal simulations to understand board thermal performance
- · Export customized schematic and layout into popular CAD formats
- · Print PDF reports for the design, and share the design with colleagues

Get more information about WEBENCH tools at www.ti.com/WEBENCH.

13.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

13.4 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Lise

TI E2E™ Online Community T's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

13.5 Trademarks

E2E is a trademark of Texas Instruments.
WEBENCH is a registered trademark of Texas Instruments.
All other trademarks are the property of their respective owners.

13.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Product Folder Links: TPS61251

Copyright © 2010-2019, Texas Instruments Incorporated



13.7 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

14 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 17-Jun-2025

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS61251DSGR	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QTH
TPS61251DSGR.B	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QTH
TPS61251DSGRG4	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTH
TPS61251DSGRG4.B	Active	Production	WSON (DSG) 8	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	QTH
TPS61251DSGT	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAU NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QTH
TPS61251DSGT.B	Active	Production	WSON (DSG) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-2-260C-1 YEAR	-40 to 125	QTH

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 17-Jun-2025

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Jun-2025

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS61251DSGR	WSON	DSG	8	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61251DSGRG4	WSON	DSG	8	3000	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61251DSGT	WSON	DSG	8	250	178.0	8.4	2.25	2.25	1.0	4.0	8.0	Q2
TPS61251DSGT	WSON	DSG	8	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2



www.ti.com 18-Jun-2025




*All dimensions are nominal

7 till dillitoriolorio di o riorriiridi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS61251DSGR	WSON	DSG	8	3000	205.0	200.0	33.0
TPS61251DSGRG4	WSON	DSG	8	3000	205.0	200.0	33.0
TPS61251DSGT	WSON	DSG	8	250	205.0	200.0	33.0
TPS61251DSGT	WSON	DSG	8	250	213.0	191.0	35.0

2 x 2, 0.5 mm pitch


PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary. Refer to the product data sheet for package details.





PLASTIC SMALL OUTLINE - NO LEAD




NOTES:

- All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.
- 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC SMALL OUTLINE - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC SMALL OUTLINE - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated