







**TPS60204** SLVS354B - FEBRUARY 2001 - REVISED MAY 2023

# TPS60204, TPS60205 Regulated 3.3-V, 100-mA Low-Ripple Charge Pump Low-Power **DC/DC Converters**


#### 1 Features

- Regulated 3.3-V output voltage with up to 100-mA output current from a 1.8-V to 3.6-V input voltage
- Less than 5-mV<sub>(PP)</sub> output voltage ripple achieved with push-pull topology
- Integrated low-battery and power-good detector
- Switching frequency can be synchronized to external clock signal
- Extends battery usage with up to 90% efficiency and 35-µA quiescent supply current
- Easy-to-design, low cost, low EMI power supply since no inductors are used
- 0.05-µA shutdown current, battery is isolated from load in shutdown mode
- Compact converter solution in ultrasmall 10-pin MSOP with only four external capacitors required
- Evaluation module available (TPS60200EVM-145)

## 2 Applications

Replaces DC/DC converters with inductors in battery powered applications like:


- Two battery cells to 3.3-V conversion
- MP3 portable audio players
- Battery-powered microprocessor systems
- Backup-battery boost converters
- PDA's, organizers, and cordless phones
- Handheld instrumentation
- Glucose meters and other medical instruments



**Typical Application Circuit With Low-Battery** Warning

## 3 Description

The TPS6020x step-up, regulated charge pumps generate a 3.3-V ±4% output voltage from a 1.8-V to 3.6-V input voltage. The devices are typically powered by two Alkaline, NiCd, or NiMH battery cells and operate down to a minimum supply voltage of 1.6 V. Continuous output current is a minimum of 100 mA from a 2-V input. Only four external capacitors are needed to build a complete low-ripple dc/dc converter. The push-pull operating mode of two single-ended charge pumps assures the low output voltage ripple, as current is continuously transferred to the output.



TPS60204 Peak Output Current Input Voltage



## **Table of Contents**

1 Features1	9.1 Application Information10
2 Applications	
3 Description1	9.3 Power Dissipation1
4 Revision History2	
5 Description (continued)3	10 Device and Documentation Support2
6 Pin Configuration and Functions4	10.1 Device Support20
7 Specifications5	
7.1 Absolute Maximum Ratings5	
7.2 Dissipation Rating5	10.4 Support Resources20
7.3 Recommended Operating Conditions5	10.5 Trademarks20
7.4 Electrical Characteristics5	10.6 Electrostatic Discharge Caution20
7.5 Electrical Characteristics TPS602046	10.7 Glossary20
7.6 Electrical Characteristics TPS602056	11 Mechanical, Packaging, and Orderable
7.7 Typical Characteristics7	
8 Detailed Description11	
8.1 Functional Block Diagrams15	11.2 Tape and Reel Information2
9 Application and Implementation16	·

# **4 Revision History**

Changes from Revision A (September 2001) to Revision B (May 2023)	Changes from Revision A	(September 2001)	) to Revision B	(May 2023)
---	-------------------------	------------------	-----------------	------------

Page



## 5 Description (continued)

The devices operate in the newly developed LinSkip mode. In this operating mode, the device switches seamlessly from the power saving pulse-skip mode at light loads to the low-noise constant-frequency, linear-regulation mode once the output current exceeds the LinSkip threshold of about 7 mA. Even in pulse-skip mode, the output ripple is maintained at a very low level because the output resistance of the charge pump is still regulated.

Three operating modes can be programmed using the EN pin. EN = low disables the device, shuts down all internal circuits, and disconnects the output from the input. EN = high enables the device and programs it to run from the internal oscillator. The devices operate synchronized to an external clock signal if EN is clocked; thus, switching harmonics can be controlled and minimized. The devices include a low-battery detector that issues a warning if the battery voltage drops below a user-defined threshold voltage, or a power-good detector that goes active when the output voltage reaches about 90% of its nominal value.

Device options with either a low-battery or power good detector are available. This dc/dc converter requires no inductors, therefore, EMI of the system is reduced to a minimum. It is available in the small 10-pin MSOP package (DGS).

Table 5-1. Available Options

T <sub>A</sub>	PART NUMBER <sup>(1)</sup>	MARKING DGS PACKAGE	OUTPUT CURRENT (mA)	OUTPUT VOLTAGE	DEVICE FEATURES
-40°C to 85°C	TPS60204DGS	AFB	100	3.3	Low-battery detector
	TPS60205DGS	AFC	100	3.3	Power-good detector

<sup>(1)</sup> The DGS package is available taped and reeled. Add R suffix to device type (e.g., TPS60204DGSR) to order quantities of 2500 devices per reel.



# **6 Pin Configuration and Functions**





ACTUAL SIZE 3.05 mm x 4.98 mm

Table 6-1. Pin Functions

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
C1+	4		Positive terminal of the flying capacitor C1
C1-	3		Negative terminal of the flying capacitor C1
C2+	6		Positive terminal of the flying capacitor C2
C2-	8		Negative terminal of the flying capacitor C2
EN	9	I	Device-enable input. Three operating modes can be programmed with the EN pin.  - EN = Low disables the device. Output and input are isolated in the shutdown.  - EN = High lets the device run from the internal oscillator.  - If an external clock signal is applied to the EN pin, the device is in syncmode and runs synchronized at the frequency of the external clock signal.
GND	2		Ground
IN	7	I	Supply input. Bypass IN to GND with a capacitor of the same size as C <sub>o</sub> .
LBI/GND	1	I	Low-battery detector input for the TPS60204. A low-battery warning is generated at the LBO pin when the voltage on LBI drops below the threshold of 1.18 V. Connect LBI to GND if the low-battery detector function is not used. For the TPS60205, this pin has to be connected to ground (GND pin).
LBO/PG	10	0	Open-drain low-battery detector output for the TPS60204. This pin is pulled low if the voltage on LBI drops below the threshold of 1.18 V. A pullup resistor should be connected between LBO and OUT or any other logic supply rail that is lower than 3.6 V.  Open-drain power-good detector output for the TPS60205. As soon as the voltage on OUT reaches about 90% of it is nominal value this pin goes active high. A pullup resistor should be connected between PG and OUT or any other logic supply rail that is lower than 3.6 V.
OUT	5	0	Regulated 3.3-V power output. Bypass OUT to GND with the output filter capacitor $C_{\rm o}$ .

Submit Document Feedback

Copyright © 2023 Texas Instruments Incorporated

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT
	IN to GND	-0.3	3.6	
Input voltage	EN, PG to GND	-0.3	3.6	V
	LBI, LBO to GND	-0.3	3.6	
Output voltage	OUT to GND	-0.3	3.6	V
	C1+, C2+ to GND	-0.3	V <sub>O</sub> + 0.3	V
	C1-, C2- to GND	-0.3	V <sub>I</sub> + 0.3	V
Output current	OUT		150	mA
Storage temperature	T <sub>stg</sub>	-55	150	°C
Maximum junction temperature	T <sub>J</sub>		150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 Dissipation Rating

PACKAGE <sup>(1)</sup>	T <sub>A</sub> ≤25 ℃ POWER	DERATING FACTOR	T <sub>A</sub> =70℃ POWER	T <sub>A</sub> = 85°C POWER
	RATING	ABOVE T <sub>A</sub> =25°C	RATING	RATING
DGS	424mW	3.4mW/°C	187mW	136mW

<sup>(1)</sup> The thermal resistance junction to ambient of the DGS package is  $R_{TH-JA} = 294$ °C/W

## 7.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Input voltage range	V <sub>I</sub>	1.6		3.6	V
Input capacitor	C <sub>i</sub>	2.2		μF	
Flying capacitors	C1, C2	1		μF	
Output capacitor	Co	2.2		μF	
Operating junction temperature	T <sub>J</sub>	-40		125	°C

## 7.4 Electrical Characteristics

electrical characteristics at  $C_i$  = 2.2  $\mu$ F, C1 = C2 = 1  $\mu$ F,  $C_O$  = 2.2  $\mu$ F,  $T_A$  = -40°C to 85°C,  $V_I$  = 2.4 V, EN =  $V_I$  (unless otherwise noted) over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>O(MAX)</sub>	Maximum continuous output current	V <sub>I</sub> = 2 V	100			mA
		1.6 V < V <sub>I</sub> < 1.8 V, 0 < I <sub>O</sub> < 0.25 × I <sub>O(MAX)</sub>	3			V
Vo	Output voltage	1.8 V < V <sub>I</sub> < 2 V, 0 < I <sub>O</sub> < 0.5 × I <sub>O(MAX)</sub>	3.17		3.43	
		2 V < V <sub>I</sub> < 3.3 V, 0 < I <sub>O</sub> < I <sub>O(MAX)</sub>	3.17		3.43	
		3.3 V < V <sub>I</sub> < 3.6 V, 0 < I <sub>O</sub> < I <sub>O(MAX)</sub>	3.17		3.47	
V <sub>PP</sub>	Output voltage ripple	$I_{O} = I_{O(MAX)}$		5		$mV_{PP}$
I <sub>(Q)</sub>	Quiescent current (no-load input current)	I <sub>O</sub> = 0 mA, V <sub>I</sub> = 1.8 V to 3.6 V		35	70	μА
I <sub>(SD)</sub>	Shutdown supply current	EN = 0 V		0.05	1	



## 7.4 Electrical Characteristics (continued)

electrical characteristics at  $C_i$  = 2.2  $\mu$ F, C1 = C2 = 1  $\mu$ F,  $C_O$  = 2.2  $\mu$ F,  $T_A$  = -40°C to 85°C,  $V_I$  = 2.4 V, EN =  $V_I$  (unless otherwise noted) over operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>(OSC)</sub>	Internal switching frequency		200	300	400	kHz
f <sub>(SYNC)</sub>	External clock signal frequency		400	600	800	
	External clock signal duty cycle		30%		70%	
V <sub>IL</sub>	EN input low voltage	V <sub>I</sub> = 1.6 V to 3.6 V			0.3 × V <sub>I</sub>	V
V <sub>IH</sub>	EN input high voltage	V <sub>I</sub> = 1.6 V to 3.6 V	0.7 × V <sub>I</sub>			
I <sub>lkg(EN)</sub>	EN input leakage current	EN = 0 V or V <sub>I</sub>		0.01	0.1	μA
	Output capacitor auto discharge time	EN is set from $V_I$ to GND, Time until $V_O < 0.5 V$		0.6		ms
	Output leake as assessed in about laure	EN = 0 V, T <sub>A</sub> = -40 to 85°C			5	μA
	Output leakage current in shutdown	EN = 0 V, T <sub>A</sub> ≤ 65°C			3	
	LinSkip threshold	V <sub>I</sub> = 2.2 V		7		mA
	Output load regulation	10 mA < I <sub>O</sub> < I <sub>O(MAX)</sub> ; T <sub>A</sub> = 25°C			0.01	%/mA
	Output line regulation	$2 \text{ V} < \text{V}_{\text{I}} < 3.3 \text{ V}, \text{ I}_{\text{O}} = 0.5 \text{ x I}_{\text{O(MAX)}},$ $\text{T}_{\text{A}} = 25^{\circ}\text{C}$		0.6		%/V
I <sub>(SC)</sub>	Short circuit current	V <sub>I</sub> = 2.4 V, V <sub>O</sub> = 0 V		60		mA

#### 7.5 Electrical Characteristics TPS60204

electrical characteristics for low-battery comparator of device TPS60204 at  $T_A = -40^{\circ}$ C to 85°C,  $V_I = 2.4$  V and EN =  $V_I$  (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(LBI)</sub>	LBI trip voltage	V <sub>I</sub> = 1.6 V to 2.2 V, T <sub>C</sub> = 0°C to 70°C	1.13	1.18	1.23	V
	LBI trip voltage hysteresis	For rising voltage at LBI		10		mV
I <sub>I(LBI)</sub>	LBI input current	V <sub>(LBI)</sub> = 1.3 V		2	50	nA
V <sub>O(LBO)</sub>	LBO output voltage low	V <sub>(LBI)</sub> = 0 V, I <sub>(LBO)</sub> = 1 mA			0.4	V
I <sub>lkg(LBO)</sub>	LBO leakage current	V <sub>(LBI)</sub> = 1.3 V, V <sub>(LBO)</sub> = 3.3 V		0.01	0.1	μA

#### Note

During start-up of the converter the LBO output signal is invalid for the first 500 µs.

#### 7.6 Electrical Characteristics TPS60205

electrical characteristics for power-good comparator of device TPS60205 at  $T_A = -40$ °C to 85°C,  $V_I = 2.4$  V and EN =  $V_I$  (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
\ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \						
V <sub>(PG)</sub>		T <sub>C</sub> = 0°C to 70°C	0.87 × V <sub>O</sub>	0.91 × V <sub>O</sub>	0.95 × V <sub>O</sub>	V
$V_{hys(PG)}$	Power-good trip voltage hysteresis	V <sub>O</sub> decreasing, T <sub>C</sub> = 0°C to 70°C		1%		
V <sub>O(PG)</sub>	Power-good output voltage Low	$V_{O} = 0 \text{ V}, I_{(PG)} = 1 \text{ mA}$			0.4	V
I <sub>Ikg(PG)</sub>	Power-good leakage current	$V_O = 3.3 \text{ V}, V_{(PG)} = 3.3 \text{ V}$		0.01	0.1	μΑ

#### Note

During start-up of the converter the PG output signal is invalid for the first 500  $\mu s$ .



# 7.7 Typical Characteristics

**Table 7-1. Table of Graphs** 

			FIGURES
η	Efficiency	vs Output current (TPS60204, TPS60205)	7-1
		vs Input voltage	7-2
IQ	Quiescent supply current	vs Input voltage	7-3
Vo	Output voltage	vs Output current	7-4
		vs Input voltage	7-5
Vo	Output voltage ripple	vs Time	7-6, 7-7, 7-8
	Start-up timing		7-9
	Load transient response		7-10, 7-11
I <sub>O</sub>	Peak output current	vs Input voltage	7-12




Figure 7-1. TPS60204, TPS60205 Efficiency vs Output Current




Figure 7-2. Efficiency vs Input Voltage



## 7.7 Typical Characteristics (continued)




Figure 7-3. Quiescent Supply Current vs Input Voltage




Figure 7-5. Output Voltage vs Input Voltage




Figure 7-4. Output Voltage vs Output Current




Figure 7-6. Output Voltage Ripple vs Time



# 7.7 Typical Characteristics (continued)




Figure 7-7. Output Voltage Ripple vs Time




Figure 7-9. Start-Up Timing




Figure 7-8. Output Voltage Ripple vs Time




Figure 7-10. Load Transient Response



# 7.7 Typical Characteristics (continued)




Figure 7-11. Line Transient Response




Figure 7-12. Peak Output Current vs Input Voltage



## 8 Detailed Description

## **Operating Principle**

The TPS6020x charge pumps provide a regulated 3.3-V output from a 1.8-V to 3.6-V input. They deliver up to 100-mA load current while maintaining the output at 3.3 V  $\pm 4\%$ . Designed specifically for space critical battery powered applications, the complete converter requires only four external capacitors. The device is using the push-pull topology to achieve lowest output voltage ripple. The converter is also optimized for smallest board space. It makes use of small sized capacitors, with the highest output current rating per output capacitance and package size.

The TPS6020x circuits consist of an oscillator, a 1.18-V voltage reference, an internal resistive feedback circuit, an error amplifier, two charge pump power stages with high current MOSFET switches, a shutdown/start-up circuit, and a control circuit (see functional block diagrams).

## **Push-pull Operating Mode**

The two single-ended charge pump power stages operate in the so-called push-pull operating mode, i.e., they operate with a 180°C phase shift. Each single-ended charge pump transfers charge into its transfer capacitor (C1 or C2) in one half of the period. During the other half of the period (transfer phase), the transfer capacitor is placed in series with the input to transfer its charge to Co. While one single-ended charge pump is in the charge phase, the other one is in the transfer phase. This operation assures an almost constant output current which ensures a low output ripple.

If the clock were to run continuously, this process would eventually generate an output voltage equal to two times the input voltage (hence the name voltage doubler). In order to provide a regulated fixed output voltage of 3.3 V, the TPS6020x devices use either pulse-skip or constant-frequency linear-regulation control mode. The mode is automatically selected based on the output current. If the load current is below the LinSkip current threshold, it switches into the power-saving pulse-skip mode to boost efficiency at low output power.

## **Constant-frequency Mode**

When the output current is higher then the LinSkip current threshold, the charge pump runs continuously at the switching frequency  $f_{(OSC)}$ . The control circuit, fed from the error amplifier, controls the charge on C1 and C2 by controlling the gates and hence the rDS(ON) of the integrated MOSFETs. When the output voltage decreases, the gate drive increases, resulting in a larger voltage across C1 and C2. This regulation scheme minimizes output ripple. Since the device switches continuously, the output signal contains well-defined frequency components, and the circuit requires smaller external capacitors for a given output ripple. However, constant-frequency mode, due to higher operating current, is less efficient at light loads. For this reason, the device switches seamlessly into the pulse-skip mode when the output current drops below the LinSkip current threshold.

#### **Pulse-skip Mode**

The regulator enters the pulse-skip mode when the output current is lower than the LinSkip current threshold of 7 mA. In the pulse-skip mode, the error amplifier disables switching of the power stages when it detects an output voltage higher than 3.3 V. The controller skips switching cycles until the output voltage drops below 3.3 V. Then the error amplifier reactivates the oscillator and switching of the power stages starts again. A 30-mV output voltage offset is introduced in this mode.

The pulse-skip regulation mode minimizes operating current because it does not switch continuously and deactivates all functions except the voltage reference and error amplifier when the output is higher than 3.3 V. Even in pulse-skip mode the  $r_{DS(ON)}$  of the MOSFETs is controlled. This way the energy per switching cycle that is transferred by the charge pump from the input to the output is limited to the minimum that is necessary to sustain a regulated output voltage, with the benefit that the output ripple is kept to a minimum. When switching is disabled from the error amplifier, the load is also isolated from the input.

## Start Up and Shutdown

During start-up, i.e. when EN is set from logic low to logic high, the output capacitor is directly connected to IN and charged up with a limited current until the output voltage VO reaches  $0.8 \times VI$ . When the start-up comparator detects this limit, the converter begins switching. This precharging of the output capacitor guarantees a short start-up time. In addition, the inrush current into an empty output capacitor is limited. The converter can start into a full load, which is defined by a  $33-\Omega$  or  $66-\Omega$  resistor, respectively.

Driving EN low disables the converter. This disables all internal circuits and reduces the supply current to only  $0.05~\mu A$ . The device exits shutdown once EN is set high. When the device is disabled, the load is isolated from the input. This is an important feature in battery operated products because it extends the products shelf life.

#### Synchronization to an External Clock Signal

The operating frequency of the charge pump is limited to 400 kHz in order to avoid interference in the sensitive 455-kHz IF band. The device can either run from the integrated oscillator, or an external clock signal can be used to drive the charge pump. The maximum frequency of the external clock signal is 800 kHz. The switching frequency used internally to drive the charge pump power stages is half of the external clock frequency. The external clock signal is applied to the EN pin. The device will switch off if the signal on EN is hold low for more than 10 µs.

When the load current drops below the LinSkip current threshold, the devices will enter the pulse-skip mode but stay synchronized to the external clock signal.

## **Low-battery Detector (TPS60204)**

The low-battery comparator trips at 1.18 V  $\pm 4\%$  when the voltage on pin LBI ramps down. The voltage V<sub>(TRIP)</sub> at which the low-battery warning is issued can be adjusted with a resistive divider as shown in Figure 2. The sum of resistors R1 and R2 is recommended to be in the 100-k $\Omega$  to 1-M $\Omega$  range. When choosing R1 and R2, be aware of the input leakage current into the LBI pin.

LBO is an open drain output. An external pullup resistor to OUT, or any other voltage rail in the appropriate range, in the  $100\text{-}k\Omega$  to  $1\text{-}M\Omega$  range is recommended. During start-up, the LBO output signal is invalid for the first  $500~\mu s$ . LBO is high impedance when the device is disabled. If the low-battery comparator function is not used, connect LBI to ground and leave LBO unconnected. The low-battery detector is disabled when the device is switched off.




Figure 8-1. Programming of the Low-Battery Comparator Trip Voltage

A 100-nF ceramic capacitor should be connected in parallel to R2 if large line transients are expected. These voltage drops can inadvertently trigger the low-battery comparator and produce a wrong low-battery warning signal at the LBO pin.

Formulas to calculate the resistive divider for low-battery detection, with  $V_{LBI}$  = 1.13 V to 1.23 V and the sum of resistors R1 and R2 equal 1 M $\Omega$ :

Submit Document Feedback



$$R2 = 1 M\Omega \times \frac{V_{LBI}}{V_{Bat}} \tag{1}$$

$$R1 = 1 M\Omega - R2 \tag{2}$$

Formulas to calculate the minimum and maximum battery voltage:

$$V_{Bat(min)} = V_{LBI(min)} \times \frac{R1(min) + R2(max)}{R2(min)}$$
(3)

$$V_{Bat(max)} = V_{LBI(max)} \times \frac{R1(max) + R2(min)}{R2(min)}$$
(4)



Table 8-1. Recommended Values for the Resistive Divider From the E96 Series (±1%)

V <sub>IN</sub> /V	R1 / kΩ	R2 / $k\Omega$ V $_{TRIP(MIN)}$ /V		V TRIP(MAX) /V
1.6	267	750	1.524	1.677
1.7	301	681	1.620	1.785
1.8	340	649	1.710	1.887
1.9	374	619	1.799	1.988
2.0	402	576	1.903	2.106

## **Power-good Detector (TPS60205)**

The power-good output is an open-drain output that pulls low when the output is out of regulation. When the output rises to within 90% of its nominal voltage, the power-good output is released. Power-good is high impedance in shutdown. In normal operation, an external pullup resistor must be connected between PG and OUT, or any other voltage rail in the appropriate range. The resistor should be in the 100-k $\Omega$  to 1-M $\Omega$  range. If the PG output is not used, it should remain unconnected.

Submit Document Feedback



## 8.1 Functional Block Diagrams




Figure 8-2. TPS60204 With Low-Battery Detector




Figure 8-3. TPS60205 With Power-Good Detector

## 9 Application and Implementation

#### Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

## 9.1 Application Information

#### **Capacitor Selection**

The TPS6020x devices require only four external capacitors to achieve a very low output voltage ripple. The capacitor values are closely linked to the required output current. Low ESR (<0.1  $\Omega$ ) capacitors should be used at input and output. In general, the transfer capacitors (C1 and C2) will be the smallest; a 1- $\mu$ F value is recommended for maximum load operation. With smaller capacitor values, the maximum possible load current is reduced and the LinSkip threshold is lowered.

The input capacitor improves system efficiency by reducing the input impedance. It also stabilizes the input current of the power source. The input capacitor should be chosen according to the power supply used and the distance from the power source to the converter IC. Ci is recommended to be about two to four times as large as the flying capacitors C1 and C2.

The output capacitor ( $C_0$ ) should be at minimum the size of the input capacitor. The minimum required capacitance is 2.2  $\mu$ F. Larger values will improve the load transient performance and will reduce the maximum output ripple voltage.

Only ceramic capacitors are recommended for input, output, and flying capacitors. Depending on the material used to manufacture them, ceramic capacitors might lose their capacitance over temperature and voltage. Ceramic capacitors of type X7R or X5R material will keep their capacitance over temperature and voltage, whereas Z5U- or Y5V-type capacitors will decrease in capacitance. Table 2 lists the recommended capacitor values.

Table 9-1. Recommended Capacitor Values (Ceramic X5R and X7R)

LOAD CURRENT, I <sub>L</sub> /mA	FLYING CAPACITORS, C1/C2 /µF	INPUT CAPACITOR, C <sub>i</sub> /μF	OUTPUT CAPACITOR, C <sub>o</sub> /μF	OUTPUT VOLTAGE RIPPLE IN LINEAR MODE, V <sub>(P-P)</sub> /mV	OUTPUT VOLTAGE RIPPLE IN SKIP MODE, V <sub>(P-P)</sub> /mV
0-100	1	2.2	2.2	3	20
0-100	1	4.7	4.7	3	10
0-100	1	2.2	10	3	7
0-100	2.2	4.7	4.7	3	10
0-50	0.47	2.2	2.2	3	20
0-25	0.22	2.2	2.2	5	15
0-10	0.1	2.2	2.2	5	15

Product Folder Links: TPS60204

Table 9-2. Recommended Capacitor Types

Table 3-2. Neconintended Capacitor Types										
MANUFACTURER	PART NUMBER	SIZE	CAPACITANCE	TYPE						
Taiyo Yuden	UMK212BJ104MG	0805	0.1 μF	Ceramic						
	EMK212BJ224MG	0805	0.22 μF	Ceramic						
	EMK212BJ474MG	0805	0.47 μF	Ceramic						
	LMK212BJ105KG	0805	1 μF	Ceramic						
	LMK212BJ225MG	0805	2.2 μF	Ceramic						
	EMK316BJ225KL	1206	2.2 μF	Ceramic						
	LMK316BJ475KL	1206	4.7 μF	Ceramic						
	JMK316BJ106ML	1206	10 µF	Ceramic						
AVX	0805ZC105KAT2A	0805	1 μF	Ceramic						
	1206ZC225KAT2A	1206	2.2 μF	Ceramic						

**Table 9-3. Recommended Capacitor Manufacturers** 

MANUFACTURER	CAPACITOR TYPE	INTERNET SITE		
Taiyo Yuden	X7R/X5R ceramic	Website		
AVX	X7R/X5R ceramic	Website		

## **Device Family Products**

Other charge pump dc-dc converters in this family are:

**Table 9-4. Product Identification** 

PART NUMBER	DESCRIPTION
TPS60100	2-cell to regulated 3.3 V, 200-mA low-noise charge pump
TPS60101	2-cell to regulated 3.3 V, 100-mA low-noise charge pump
TPS60110	3-cell to regulated 5.0 V, 300-mA low-noise charge pump
TPS60111	3-cell to regulated 5.0 V, 150-mA low-noise charge pump
TPS60120	2-cell to regulated 3.3 V, 200-mA high efficiency charge pump with low battery comparator
TPS60121	2-cell to regulated 3.3 V, 200-mA high efficiency charge pump with power-good comparator
TPS60122	2-cell to regulated 3.3 V, 100-mA high efficiency charge pump with low battery comparator
TPS60123	2-cell to regulated 3.3 V, 100-mA high efficiency charge pump with power-good comparator
TPS60130	3-cell to regulated 5.0 V, 300-mA high efficiency charge pump with low battery comparator
TPS60131	3-cell to regulated 5.0 V, 300-mA high efficiency charge pump with low battery comparator
TPS60132	3-cell to regulated 5.0 V, 150-mA high efficiency charge pump with low battery comparator
TPS60133	3-cell to regulated 5.0 V, 150-mA high efficiency charge pump with power-good comparator
TPS60140	2-cell to regulated 5.0 V, 100-mA charge pump voltage tripler with low battery comparator
TPS60141	2-cell to regulated 5.0 V, 100-mA charge pump voltage tripler with power-good comparator



#### 9.2 Typical Application




Figure 9-1. Typical Operating Circuit TPS60204 With Low-Battery Detector




Figure 9-2. Typical Operating Circuit TPS60205 With Power-Good Detector

#### 9.3 Power Dissipation

The power dissipated in the TPS6020x devices depends mainly on input voltage and output current and is approximated by:

$$P_{(DISS)} = I_0 \times (2 \times V_I - V_0) \tag{5}$$

for

$$I_{(0)} < I_0 \tag{6}$$

By observing equation 5, it can be seen that the power dissipation is worst for highest input voltage  $V_1$  and highest output current  $I_0$ . For an input voltage of 3.6 V and an output current of 100 mA the calculated power dissipation  $P_{(D|SS)}$  is 390 mW. This is also the point where the charge pump operates with its lowest efficiency.

With the recommended maximum junction temperature of 125°C and an assumed maximum ambient operating temperature of 85°C, the maximum allowed thermal resistance junction to ambient of the system can be calculated.

$$R_{\text{\thetaJA}(max)} = \frac{T_{J(MAX)} - T_{A}}{P_{DISS(max)}} = \frac{125^{\circ}\text{C} - 85^{\circ}\text{C}}{390 \text{ mW}} = 102^{\circ}\text{C/W}$$
 (7)


 $P_{DISS}$  must be less than that allowed by the package rating. The thermal resistance junction to ambient of the used 10-pin MSOP is 294°C/W for an unsoldered package. The thermal resistance junction to ambient with the IC soldered to a printed circuit using a board layout as described in the application information section, the  $R_{OJA}$  is typically 200°C/W, which is higher than the maximum value calculated above. However, in a battery powered

application, both  $V_I$  and  $T_A$  will typically be lower than the worst case ratings used in equation 6, and power dissipation should not be a problem in most applications.

## 9.4 Layout and Board Space

Careful board layout is necessary due to the high transient currents and switching frequency of the converter. All capacitors should be placed in close proximity to the device. A PCB layout proposal for a one-layer board is given in Figure 17. There is no specific EVM available for the TPS60204. However, the TPS60200EVM-145 can be used to evaluate the device.

The evaluation module for the TPS60200 can be ordered under product code TPS60200EVM-145. The EVM uses the layout shown in Figure 17. All components including the pins are shown. The EVM is built so that it can be connected to a 14-pin dual inline socket, therefore, the space needed for the IC, the external parts, and eight pins is 17,9 mm x 10,2 mm = 182,6 mm<sup>2</sup>.






Figure 9-3. Recommended Component Placement and Board Layout

Table 9-5. (	Component I	dentification
--------------	-------------	---------------

IC1	TPS60204
C1, C2	Flying capacitors
C3	Input capacitors
C4	Output capacitors
C5	Stabilization capacitor for LBI
R1, R2	Resistive divider for LBI
R3	Pullup resistor for LBO
R4	Pullup resistor for EN

Capacitor C5 should be included if large line transients are expected. This capacitor suppresses toggling of the LBO due to these line changes.



## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

## 10.1 Device Support

## 10.2 Documentation Support

#### 10.2.1 Related Documentation

## 10.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Subscribe to updates* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

## 10.4 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.5 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

## 10.6 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

#### 10.7 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

## 11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Submit Document Feedback



## 11.1 Package Option Addendum

#### **Packaging Information**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish <sup>(6)</sup>	MSL Peak Temp <sup>(3)</sup>	Op Temp (°C)	Device Marking <sup>(4) (5)</sup>
TPS60204DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 85	AFB
TPS60204DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 85	AFB
TPS60205DGS	ACTIVE	VSSOP	DGS	10	80	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 85	AFC
TPS60205DGSR	ACTIVE	VSSOP	DGS	10	2500	RoHS & Green	NIPDAU	Level-1-260C- UNLIM	-40 to 85	AFC

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PRE\_PROD Unannounced device, not in production, not available for mass market, nor on the web, samples not available.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material).


- (3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




## 11.2 Tape and Reel Information



# TAPE DIMENSIONS KO P1 BO W Cavity A0

Dimension designed to accommodate the component width
Dimension designed to accommodate the component length
Dimension designed to accommodate the component thickness
Overall width of the carrier tape
Pitch between successive cavity centers
[


#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60204DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60205DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

Submit Document Feedback





Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60204DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0
TPS60205DGSR	VSSOP	DGS	10	2500	350.0	350.0	

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking
	(1)	(2)			(3)	(4)	(5)		(6)
TPS60204DGS	Active	Production	VSSOP (DGS)   10	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFB
TPS60204DGS.A	Active	Production	VSSOP (DGS)   10	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFB
TPS60204DGSR	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFB
TPS60204DGSR.A	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFB
TPS60205DGS	Active	Production	VSSOP (DGS)   10	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFC
TPS60205DGS.A	Active	Production	VSSOP (DGS)   10	80   TUBE	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFC
TPS60205DGSR	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFC
TPS60205DGSR.A	Active	Production	VSSOP (DGS)   10	2500   LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	AFC

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

# **PACKAGE OPTION ADDENDUM**

www.ti.com 23-May-2025


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS60204DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1
TPS60205DGSR	VSSOP	DGS	10	2500	330.0	12.4	5.3	3.4	1.4	8.0	12.0	Q1

www.ti.com 23-May-2025



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS60204DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0
TPS60205DGSR	VSSOP	DGS	10	2500	350.0	350.0	43.0

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-May-2025

## **TUBE**




\*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
TPS60204DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60204DGS.A	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60205DGS	DGS	VSSOP	10	80	331.47	6.55	3000	2.88
TPS60205DGS.A	DGS	VSSOP	10	80	331.47	6.55	3000	2.88



SMALL OUTLINE PACKAGE



#### NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
- 5. Reference JEDEC registration MO-187, variation BA.



SMALL OUTLINE PACKAGE




NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SMALL OUTLINE PACKAGE



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated