

TPS54228 4.5-V to 18-V Input, 2-A Synchronous Step-Down Converter With Eco-Mode™

1 Features

- D-CAP2™ Mode Enables Fast Transient Response
- Low Output Ripple and Allows Ceramic Output Capacitor
- Wide V_{IN} Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7 V
- Highly Efficient Integrated FETs Optimized for Lower Duty Cycle Applications
 - 155 m Ω (High-Side) and 108 m Ω (Low-Side)
- High Efficiency, Less than 10 μ A at Shutdown
- High Initial Bandgap Reference Accuracy
- Adjustable Soft Start
- Prebiased Soft Start
- 700-kHz Switching Frequency (f_{sw})
- Cycle-by-Cycle Overcurrent Limit
- Auto-Skip Eco-Mode™ for High Efficiency at Light Load

2 Applications

- Wide Range of Applications for Low Voltage System
 - Digital TV Power Supply
 - High Definition Blu-ray Disc™ Players
 - Networking Home Terminals
 - Digital Set Top Boxes (STB)

3 Description


The TPS54228 device is an adaptive on-time D-CAP2™ mode synchronous buck converter. The TPS54228 enables system designers to complete the suite of various end-equipment power bus regulators with a cost effective, low component count, low standby current solution. The main control loop for the TPS54228 uses the D-CAP2™ mode control that provides a fast transient response with no external compensation components. The adaptive on-time control supports seamless transition between PWM mode at higher load conditions and Eco-Mode™ operation at light loads. Eco-Mode™ allows the TPS54228 to maintain high efficiency during lighter load conditions. The TPS54228 also has a proprietary circuit that enables the device to adopt to both low equivalent series resistance (ESR) output capacitors, such as POSCAP or SP-CAP, and ultra-low ESR ceramic capacitors. The device operates from 4.5-V to 18-V V_{IN} input. The output voltage can be programmed between 0.76 V and 7 V. The device also features an adjustable soft start time. The TPS54228 is available in 8-pin SO, 8-pin SOIC, and 10-pin VSON packages, and is designed to operate over the ambient temperature range of -40°C to 85°C .

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS54228	HSOP (8)	4.89 mm x 3.90 mm
	SOIC (8)	4.89 mm x 3.90 mm
	VSON (10)	3.00 mm x 3.00 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

Simplified Schematic



TPS54228 Transient Response




Table of Contents

1 Features	1	8 Application and Implementation	11
2 Applications	1	8.1 Application Information.....	11
3 Description	1	8.2 Typical Application	11
4 Revision History	2	9 Power Supply Recommendations	14
5 Pin Configuration and Functions	3	10 Layout	15
6 Specifications	4	10.1 Layout Guidelines	15
6.1 Absolute Maximum Ratings	4	10.2 Layout Examples.....	15
6.2 ESD Ratings.....	4	10.3 Thermal Considerations	16
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	17
6.4 Thermal Information	5	11.1 Documentation Support	17
6.5 Electrical Characteristics.....	5	11.2 Receiving Notification of Documentation Updates	17
6.6 Typical Characteristics	6	11.3 Community Resources.....	17
7 Detailed Description	8	11.4 Trademarks	17
7.1 Overview	8	11.5 Electrostatic Discharge Caution.....	17
7.2 Functional Block Diagram	8	11.6 Glossary	17
7.3 Feature Description.....	8	12 Mechanical, Packaging, and Orderable	17
7.4 Device Functional Modes.....	10	Information	17

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (January 2013) to Revision E	Page
• Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section	1
• Deleted Ordering Information table, see POA at the end of the data sheet.....	3



Changes from Revision C (March 2012) to Revision D	Page
• Added the 10-pin DRC package to the data sheet	1
• Added the DRC package to the Device Information section	3
• Added Figure 20	16

Changes from Revision B (December 2011) to Revision C	Page
• Removed SWIFT™ from the data sheet title.....	1

Changes from Revision A (October 2011) to Revision B	Page
• Added the 8-pin D package to the data sheet	1

Changes from Original (May 2011) to Revision A	Page
• Added R _{EN} - EN pin resistance to GND to the LOGIC THRESHOLD section of the ELECTRICAL CHARACTERISTICS table	5

5 Pin Configuration and Functions



Pin Functions

NAME	PIN		I/O	DESCRIPTION
	HSOP, SOIC	VSON		
EN	1	1	I	Enable input control. EN is active high and must be pulled up to enable the device.
VFB	2	2	I	Converter feedback input. Connect to output voltage with feedback resistor divider.
VREG5	3	3	O	5.5-V power supply output. A capacitor (typical 1 μ F) must be connected to GND. VREG5 is not active when EN is low.
SS	4	4	I	Soft-start control. An external capacitor must be connected to GND.
GND	5	—	—	Ground pin. Power ground return for switching circuit. Connect sensitive SS and VFB returns to GND at a single point.
GND	—	5	—	Ground pin. Connect sensitive SS and VFB returns to GND at a single point.
SW	6	6, 7	O	Switch node connection between high-side NFET and low-side NFET.
VBST	7	8	I	Supply input for the high-side FET gate drive circuit. Connect 0.1 μ F capacitor between VBST and SW pins. An internal diode is connected between VREG5 and VBST.
VIN	8	9, 10	I	Input voltage supply pin.
Exposed Thermal Pad	Back side ⁽¹⁾	—	—	Thermal pad of the package. Must be soldered to achieve appropriate dissipation. Must be connected to GND.
	—	Back side	—	Thermal pad of the package. PGND power ground return of internal low-side FET. Must be soldered to achieve appropriate dissipation.

(1) DDA package only

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)⁽¹⁾

		MIN	MAX	UNIT
Input voltage	VIN, EN	-0.3	20	V
	VBST	-0.3	26	
	VBST (transient, 10 ns)	-0.3	28	
	VBST (vs SW)	-0.3	6.5	
	VFB, SS	-0.3	6.5	
	SW	-2	20	
	SW (transient, 10 ns)	-3	22	
Output voltage	VREG5	-0.3	6.5	V
	GND	-0.3	0.3	
Voltage from GND to thermal pad, V _{diff}		-0.2	0.2	V
Operating junction temperature, T _J		-40	150	°C
Storage temperature, T _{stg}		-55	150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

6.2 ESD Ratings

		VALUE	UNIT
V _(ESD) Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range and V_{IN} = 12 V (unless otherwise noted)

		MIN	NOM	MAX	UNIT
V _{IN}	Supply input voltage	4.5		18	V
V _I	Input voltage	VBST	-0.1	24	V
		VBST (transient, 10 ns)	-0.1	27	
		VBST(vs SW)	-0.1	5.7	
		SS	-0.1	5.7	
		EN	-0.1	18	
		VFB	-0.1	5.5	
		SW	-1.8	18	
		SW (transient, 10 ns)	-3	21	
		GND	-0.1	0.1	
V _O	Output voltage, VREG5	-0.1		5.7	V
I _O	Output current, I _{VREG5}	0		10	mA
I _{OUT}	Operating output current ⁽¹⁾			2	A
T _A	Operating free-air temperature	-40		85	°C

(1) D package, V_{OUT} > 5 V (see [Figure 9](#) for temperature derating)

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS54228			UNITS	
	DDA (SO)	D (SOIC)	DRC (VSON)		
	8 PINS	8 PINS	10 PINS		
R _{θJA}	Junction-to-ambient thermal resistance	45.3	114.4	43.9	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	54.8	60.8	55.4	°C/W
R _{θJB}	Junction-to-board thermal resistance	16.2	55.7	18.9	°C/W
ψ _{JT}	Junction-to-top characterization parameter	6.6	17.4	0.7	°C/W
ψ _{JB}	Junction-to-board characterization parameter	16	55.1	19.1	°C/W
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	8.5	—	5.3	°C/W

(1) For more information about traditional and new thermal metrics, see the [Semiconductor and IC Package Thermal Metrics](#) application report.

6.5 Electrical Characteristics







over operating free-air temperature range and V_{IN} = 12 V (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
I _{VIN}	Operating, non-switching supply current	V _{IN} current, T _A = 25°C, EN = 5 V, V _{FB} = 0.8 V		800	1200	μA
I _{VINSDN}	Shutdown supply current	V _{IN} current, T _A = 25°C, EN = 0 V		5	10	μA
LOGIC THRESHOLD						
V _{EN}	EN high-level input voltage	EN	1.6			V
	EN low-level input voltage	EN			0.6	V
R _{EN}	EN pin resistance to GND	V _{EN} = 12 V	220	440	880	kΩ
V_{FB} VOLTAGE AND DISCHARGE RESISTANCE						
V _{FBTH}	V _{FB} threshold voltage	T _A = 25°C, V _O = 1.05 V, I _O = 10 mA, Eco-Mode™ operation		770		mV
		T _A = 25°C, V _O = 1.05 V, continuous mode operation	749	765	781	mV
I _{VFB}	V _{FB} input current	V _{FB} = 0.8 V, T _A = 25°C		0	±0.1	μA
V_{REG5} OUTPUT						
V _{VREG5}	V _{REG5} output voltage	T _A = 25°C, 6 V < V _{IN} < 18 V, 0 < I _{VREG5} < 5 mA	5.2	5.5	5.7	V
V _{LN5}	Line regulation	6 V < V _{IN} < 18 V, I _{VREG5} = 5 mA			25	mV
V _{LD5}	Load regulation	0 mA < I _{VREG5} < 5 mA			100	mV
I _{VREG5}	Output current	V _{IN} = 6 V, V _{REG5} = 4 V, T _A = 25°C		60		mA
MOSFET						
R _{DS(on)}	High side switch resistance	DDA and D packages 25°C, V _{BST} – SW = 5.5 V		155		mΩ
		DRC package, 25°C, V _{BST} – SW = 5.5 V		165		
	Low side switch resistance	25°C		108		
I _{ocl}	Current limit	DDA and DRC packages, L out = 2.2 μH ⁽¹⁾	2.5	3.3	4.7	A
		D package, L out = 2.2 μH ⁽¹⁾	2.3	3	4.5	A
T _{SDN}	Thermal shutdown threshold	Shutdown temperature ⁽¹⁾		165		°C
		Hysteresis ⁽¹⁾		35		
t _{ON}	On time	V _{IN} = 12 V, V _O = 1.05 V		150		ns
t _{OFF(MIN)}	Minimum off time	T _A = 25°C, V _{FB} = 0.7 V		260	310	ns
I _{SS}	Soft-start charge current	V _{SS} = 1 V	1.4	2	2.6	μA
	Soft-start discharge current	V _{SS} = 0.5 V	0.1	0.2		mA
UVLO	Undervoltage lockout threshold	Wake up V _{REG5} voltage	3.45	3.75	4.05	V
		Hysteresis V _{REG5} voltage	0.13	0.32	0.48	

(1) Not production tested.

6.6 Typical Characteristics

$V_{IN} = 12\text{ V}$ and $T_A = 25\text{ }^\circ\text{C}$ (unless otherwise noted)



Typical Characteristics (continued)

$V_{IN} = 12\text{ V}$ and $T_A = 25\text{ }^\circ\text{C}$ (unless otherwise noted)




Figure 7. Switching Frequency vs Output Current




Figure 8. Vfb Voltage vs Junction Temperature




Figure 9. D Package Output Current vs Ambient Temperature





Figure 10. Power Dissipation vs Ambient Temperature

7 Detailed Description

7.1 Overview

The TPS54228 is a 2-A synchronous step-down (buck) converter with two integrated N-channel MOSFETs. It operates using D-CAP2™ mode control. The fast transient response of D-CAP2™ control reduces the output capacitance required to meet a specific level of performance. Proprietary internal circuitry allows the use of low-ESR output capacitors including ceramic and special polymer types.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 PWM Operation

The main control loop of the TPS54228 is an adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP2™ mode control. D-CAP2™ mode control combines constant on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low ESR and ceramic output capacitors. It is stable even with virtually no ripple at the output.

Feature Description (continued)

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after internal one-shot timer expires. This one shot is set by the converter input voltage, V_{IN} , and the output voltage, V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence it is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is added to reference voltage to simulate output ripple, eliminating the need for ESR induced output ripple from D-CAP2™ mode control.

7.3.2 PWM Frequency and Adaptive On-Time Control

TPS54228 uses an adaptive on-time control scheme and does not have a dedicated on board oscillator. The TPS54228 runs with a pseudo-constant frequency of 700 kHz by using the input voltage and output voltage to set the on-time, one-shot timer. The on-time is inversely proportional to the input voltage and proportional to the output voltage; therefore, when the duty ratio is V_{OUT}/V_{IN} , the frequency is constant.

7.3.3 Auto-Skip Eco-Mode™ Control

The TPS54228 is designed with Auto-Skip Eco-Mode™ to increase light load efficiency. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to point that its rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when its zero inductor current is detected. As the load current further decreases the converter run into discontinuous conduction mode. The on-time is kept almost the same as is was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. The transition point to the light load operation $I_{OUT(LL)}$ current can be calculated in Equation 1

$$I_{OUT(LL)} = \frac{1}{2 \cdot L \cdot f_{sw}} \cdot \frac{(V_{IN} - V_{OUT}) \cdot V_{OUT}}{V_{IN}} \quad (1)$$

7.3.4 Soft Start and Prebiased Soft Start

The soft-start function is adjustable. When the EN pin becomes high, 2- μ A current begins charging the capacitor which is connected from the SS pin to GND. Smooth control of the output voltage is maintained during start-up. The equation for the slow start time is Equation 2. VFB voltage is 0.765 V and SS pin source current is 2 μ A.

$$t_{SS}(ms) = \frac{C6(nF) \times V_{REF} \times 1.1}{I_{SS}(\mu A)} = \frac{C6(nF) \times 0.765 \times 1.1}{2} \quad (2)$$

The TPS54228 contains a unique circuit to prevent current from being pulled from the output during start-up if the output is prebiased. When the soft start commands a voltage higher than the prebias level (internal soft start becomes greater than feedback voltage V_{FB}), the controller slowly activates synchronous rectification by starting the first low-side FET gate driver pulses with a narrow on-time. It then increments that on-time on a cycle-by-cycle basis until it coincides with the time dictated by (1-D), where D is the duty cycle of the converter. This scheme prevents the initial sinking of the prebias output, and ensure that the out voltage (V_O) starts and ramps up smoothly into regulation and the control loop is given time to transition from prebiased start-up to normal mode operation.

7.3.5 Current Protection

The output overcurrent protection (OCP) is implemented using a cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET switch voltage between the SW pin and GND. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-time of the high-side FET switch, the switch current increases at a linear rate determined by V_{IN} , V_{OUT} , the on-time and the output inductor value. During the on-time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current, I_{OUT} . The TPS54228 constantly monitors the low-side FET switch voltage, which is proportional to the switch current, during the low-side on-time. If the measured voltage is above the voltage proportional to the current limit, an internal counter is incremented per each SW cycle and the converter maintains the low-side switch on until the measured voltage is below the voltage corresponding to the current limit at which time the switching cycle is terminated and a new switching

Feature Description (continued)

cycle begins. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner. If the overcurrent condition exists for 7 consecutive switching cycles, the internal OCL threshold is set to a lower level, reducing the available output current. When a switching cycle occurs where the switch current is not above the lower OCL threshold, the counter is reset and the OCL limit is returned to the higher value.

There are some important considerations for this type of overcurrent protection. The load current one half of the peak-to-peak inductor current higher than the overcurrent threshold. Also when the current is being limited, the output voltage tends to fall as the demanded load current may be higher than the current available from the converter. This may cause the output voltage to fall. When the overcurrent condition is removed, the output voltage returns to the regulated value. This protection is non-latching.

7.3.6 UVLO Protection

Undervoltage lockout protection (UVLO) monitors the voltage of the V_{REG5} pin. When the V_{REG5} voltage is lower than UVLO threshold voltage, the TPS54228 is shut off. This protection is non-latching.

7.3.7 Thermal Shutdown

TPS54228 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 165°C), the device is shut off. This is non-latch protection.

7.4 Device Functional Modes

7.4.1 Normal Operation

When the input voltage is above the UVLO threshold and the EN voltage is above the enable threshold, the TPS54228 can operate in their normal switching modes. Normal continuous conduction mode (CCM) occurs when the minimum switch current is above 0 A. In CCM, the TPS54228 operates at a quasi-fixed frequency of 700 kHz.

7.4.2 Standby Operation

When the TPS54228 is operating in either normal CCM or forced CCM, it may be placed in standby by asserting the EN pin low.

8 Application and Implementation


NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TPS54228 is typically used as step-down converters, which convert a voltage to a lower voltage, 4.5 V to 18 V. WEBENCH™ software is available to aid in the design and analysis of circuits.

8.2 Typical Application



Copyright © 2016, Texas Instruments Incorporated

Figure 11. Example Design Schematic

8.2.1 Design Requirements

Table 1 shows the parameters for this design example.

Table 1. Design Parameters

PARAMETER	VALUE
Input voltage	4.5 V to 18 V
Output voltage	1.05 V
Output current	2 A
Output voltage ripple	20 mVpp

8.2.2 Detailed Design Procedure

8.2.2.1 Output Voltage Resistors Selection

The output voltage is set with a resistor divider from the output node to the VFB pin. TI recommends using 1% tolerance or better divider resistors. Start by using [Equation 3](#) to calculate V_{OUT} .

To improve efficiency at light loads, consider using larger value resistors. High resistance is more susceptible to noise, and the voltage errors from the VFB input current are more noticeable.

$$V_{OUT} = 0.765 \times \left(1 + \frac{R1}{R2} \right) \quad (3)$$

8.2.2.2 Output Filter Selection

The output filter used with the TPS54228 is an LC circuit. This LC filter has double pole at:

$$F_P = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}} \quad (4)$$

At low frequencies, the overall loop gain is set by the output set-point resistor divider network and the internal gain of the TPS54228. The low frequency phase is 180°. At the output filter pole frequency, the gain rolls off at a –40 dB per decade rate and the phase drops rapidly. D-CAP2™ introduces a high frequency zero that reduces the gain roll off to –20 dB per decade and increases the phase to 90° one decade above the zero frequency. The inductor and capacitor selected for the output filter must be selected so that the double pole of [Equation 4](#) is located below the high frequency zero but close enough that the phase boost provided by the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in [Table 2](#).

Table 2. Recommended Component Values

OUTPUT VOLTAGE (V)	R1 (kΩ)	R2 (kΩ)	C4 (pF) ⁽¹⁾	L1 (μH)	C8 + C9 (μF)
1	6.81	22.1	—	1.5 to 2.2	22 to 68
1.05	8.25	22.1	—	1.5 to 2.2	22 to 68
1.2	12.7	22.1	—	2.2	22 to 68
1.5	21.5	22.1	—	2.2	22 to 68
1.8	30.1	22.1	5 to 22	3.3	22 to 68
2.5	49.9	22.1	5 to 22	3.3	22 to 68
3.3	73.2	22.1	5 to 22	3.3	22 to 68
5	124	22.1	5 to 22	4.7	22 to 68
6.5	165	22.1	5 to 22	4.7	22 to 68

(1) Optional

Because the DC gain is dependent on the output voltage, the required inductor value increases as the output voltage increases. For higher output voltages at or above 1.8 V, additional phase boost can be achieved by adding a feedforward capacitor (C4) in parallel with R1

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using [Equation 5](#), [Equation 6](#), and [Equation 7](#). The inductor saturation current rating must be greater than the calculated peak current, and the RMS or heating current rating must be greater than the calculated RMS current.

Use 700 kHz for f_{SW} . Make sure the chosen inductor is rated for the peak current of [Equation 6](#) and the RMS current of [Equation 7](#).

$$I_{IPP} = \frac{V_{OUT}}{V_{IN(max)}} \times \frac{V_{IN(max)} - V_{OUT}}{L_O \times f_{SW}} \quad (5)$$

$$I_{Ipeak} = I_O + \frac{I_{Ipp}}{2} \quad (6)$$

$$I_{Lo(RMS)} = \sqrt{I_O^2 + \frac{1}{12} I_{IPP}^2} \quad (7)$$

For this design example, the calculated peak current is 2.311 A and the calculated RMS current is 2.008 A. The inductor used is a TDK CLF7045T-2R2N with a peak current rating of 5.5 A and an RMS current rating of 4.3 A.

The capacitor value and ESR determines the amount of output voltage ripple. The TPS54228 is intended for use with ceramic or other low-ESR capacitors. Recommended values range from 22 μF to 68 μF. Use Equation 8 to determine the required RMS current rating for the output capacitor.

$$I_{Co(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_O \times f_{SW}} \tag{8}$$

For this design, two TDK C3216X5R0J226M 22-μF output capacitors are used. The typical ESR is 2 mΩ each. The calculated RMS current is 0.18 A and each output capacitor is rated for 4 A.

8.2.2.3 Input Capacitor Selection

The TPS54228 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. A ceramic capacitor over 10 μF is recommended for the decoupling capacitor. An additional 0.1-μF capacitor (C3) from pin 8 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating must be greater than the maximum input voltage.



8.2.2.4 Bootstrap Capacitor Selection

A 0.1-μF ceramic capacitor must be connected between the VBST to SW pin for proper operation. TI recommends using a ceramic capacitor.

8.2.2.5 VREG5 Capacitor Selection

A 1-μF ceramic capacitor must be connected between the VREG5 to GND pin for proper operation. TI recommends using a ceramic capacitor.

8.2.3 Application Curves






Figure 14. Efficiency vs Output Current




Figure 15. Light Load Efficiency vs Output Current




Figure 16. Voltage Ripple at Output ($I_O = 2\text{ A}$)




Figure 17. DCM Voltage Ripple at Output ($I_O = 30\text{ mA}$)




Figure 18. Voltage Ripple at Input ($I_O = 2\text{ A}$)

9 Power Supply Recommendations

The TPS54228 is designed to operate from input supply voltage in the range of 4.5 V to 18 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 65%. Using that criteria, the minimum recommended input voltage is $V_O / 0.65$.

10 Layout

10.1 Layout Guidelines

1. Keep the input switching current loop as small as possible.
2. Keep the SW node as physically small and short as possible to minimize parasitic capacitance and inductance and to minimize radiated emissions. Kelvin connections must be brought from the output to the feedback pin of the device.
3. Keep analog and non-switching components away from switching components.
4. Make a single point connection from the signal ground to power ground.
5. Do not allow switching current to flow under the device.
6. Keep the pattern lines for VIN and PGND broad.
7. Exposed pad of device must be connected to PGND with solder (DDA package only).
8. VREG5 capacitor must be placed near the device, and connected PGND.
9. Output capacitor must be connected to a broad pattern of the PGND.
10. Voltage feedback loop must be as short as possible, and preferably with ground shield.
11. Lower resistor of the voltage divider, which is connected to the VFB pin, must be tied to SGND.
12. Providing sufficient via is preferable for VIN, SW and PGND connection.
13. PCB pattern for VIN, SW, and PGND must be as broad as possible.
14. VIN capacitor must be placed as near as possible to the device.

10.2 Layout Examples






Figure 19. PCB Layout

Layout Examples (continued)

Figure 20. DRC Package PCB Layout
10.3 Thermal Considerations

This 8-pin DDA package incorporates an exposed thermal pad that is designed to be directly to an external heatsink. The thermal pad must be soldered directly to the printed-circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the exposed thermal pad and how to use the advantage of its heat dissipating abilities, see [PowerPAD™ Thermally Enhanced Package](#) (SLMA002) and [PowerPAD™ Made Easy](#) (SMLA004).

[Figure 21](#) shows the exposed thermal pad dimensions for this package.


Figure 21. Thermal Pad Dimensions

11 Device and Documentation Support

11.1 Documentation Support

11.1.1 Related Documentation

For related documentation see the following:

- [PowerPAD™ Thermally Enhanced Package](#) (SLMA002)
- [PowerPAD™ Made Easy](#) (SLMA004)

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

D-CAP2, Eco-Mode, WEBENCH, E2E are trademarks of Texas Instruments.

Blu-ray Disc is a trademark of Blu-ray Disc Association.

All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS54228D	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228D.A	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228D.B	Active	Production	SOIC (D) 8	75 TUBE	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DDA	Active	Production	SO PowerPAD (DDA) 8	75 TUBE	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DDA.A	Active	Production	SO PowerPAD (DDA) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DDA.B	Active	Production	SO PowerPAD (DDA) 8	75 TUBE	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DDAR	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU SN	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DDAR.A	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DDAR.B	Active	Production	SO PowerPAD (DDA) 8	2500 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 85	54228
TPS54228DR	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DR.A	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DR.B	Active	Production	SOIC (D) 8	2500 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCR	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCR.A	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCR.B	Active	Production	VSON (DRC) 10	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCT	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCT.A	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228
TPS54228DRCT.B	Active	Production	VSON (DRC) 10	250 SMALL T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	54228

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS54228DR	SOIC	D	8	2500	330.0	12.8	6.4	5.2	2.1	8.0	12.0	Q1
TPS54228DRCR	VSON	DRC	10	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS54228DRCT	VSON	DRC	10	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS54228DR	SOIC	D	8	2500	364.0	364.0	27.0
TPS54228DRCR	VSON	DRC	10	3000	335.0	335.0	25.0
TPS54228DRCT	VSON	DRC	10	250	182.0	182.0	20.0

TUBE


*All dimensions are nominal


Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (μm)	B (mm)
TPS54228D	D	SOIC	8	75	517	7.87	635	4.25
TPS54228D.A	D	SOIC	8	75	517	7.87	635	4.25
TPS54228D.B	D	SOIC	8	75	517	7.87	635	4.25
TPS54228DDA	DDA	HSOIC	8	75	517	7.87	635	4.25
TPS54228DDA.A	DDA	HSOIC	8	75	517	7.87	635	4.25
TPS54228DDA.B	DDA	HSOIC	8	75	517	7.87	635	4.25



Images above are just a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL-OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 for information regarding recommended board layout. This document is available at www.ti.com <<http://www.ti.com>>.
 - E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.
 - F. This package complies to JEDEC MS-012 variation BA

PowerPAD is a trademark of Texas Instruments.

DDA (R-PDSO-G8)

PowerPAD™ PLASTIC SMALL OUTLINE

THERMAL INFORMATION

This PowerPAD™ package incorporates an exposed thermal pad that is designed to be attached to a printed circuit board (PCB). The thermal pad must be soldered directly to the PCB. After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For additional information on the PowerPAD package and how to take advantage of its heat dissipating abilities, refer to Technical Brief, PowerPAD Thermally Enhanced Package, Texas Instruments Literature No. SLMA002 and Application Brief, PowerPAD Made Easy, Texas Instruments Literature No. SLMA004. Both documents are available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.



Exposed Thermal Pad Dimensions

4206322-6/L 05/12

NOTE: A. All linear dimensions are in millimeters

PowerPAD is a trademark of Texas Instruments



- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Publication IPC-7351 is recommended for alternate designs.
 - D. This package is designed to be soldered to a thermal pad on the board. Refer to Technical Brief, PowerPad Thermally Enhanced Package, Texas Instruments Literature No. SLMA002, SLMA004, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <<http://www.ti.com>>. Publication IPC-7351 is recommended for alternate designs.
 - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.
 - F. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PowerPAD is a trademark of Texas Instruments.


DDA0008B



PACKAGE OUTLINE

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



PowerPAD is a trademark of Texas Instruments.

NOTES:


1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MS-012.

EXAMPLE BOARD LAYOUT


DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



LAND PATTERN EXAMPLE
SCALE:10X



SOLDER MASK DETAILS
PADS 1-8

4214849/B 09/2025

NOTES: (continued)


6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.
8. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature numbers SLMA002 (www.ti.com/lit/slma002) and SLMA004 (www.ti.com/lit/slma004).
9. Size of metal pad may vary due to creepage requirement.
10. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DDA0008B

PowerPAD™ SOIC - 1.7 mm max height

PLASTIC SMALL OUTLINE



SOLDER PASTE EXAMPLE
EXPOSED PAD
100% PRINTED SOLDER COVERAGE BY AREA
SCALE:10X

STENCIL THICKNESS	SOLDER STENCIL OPENING
0.1	3.03 X 3.80
0.125	2.71 X 3.40 (SHOWN)
0.150	2.47 X 3.10
0.175	2.29 X 2.87

4214849/B 09/2025

NOTES: (continued)

11. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
12. Board assembly site may have different recommendations for stencil design.



D0008A

PACKAGE OUTLINE

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

EXAMPLE BOARD LAYOUT

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X



SOLDER MASK DETAILS

4214825/C 02/2019

NOTES: (continued)

- 6. Publication IPC-7351 may have alternate designs.
- 7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

EXAMPLE STENCIL DESIGN

D0008A

SOIC - 1.75 mm max height

SMALL OUTLINE INTEGRATED CIRCUIT



SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C 02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

GENERIC PACKAGE VIEW

DRC 10

VSON - 1 mm max height

3 x 3, 0.5 mm pitch

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4226193/A

EXAMPLE BOARD LAYOUT

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:20X



SOLDER MASK DETAILS

4218878/B 07/2018

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DRC0010J

VSON - 1 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 11:
80% PRINTED SOLDER COVERAGE BY AREA
SCALE:25X

4218878/B 07/2018

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated