

TPS51488 Complete LPDDR5 Memory Power Design

1 Features

- Synchronous buck converter (VDD2)
 - Input voltage range: 4.5V to 24V
 - Output voltage fixed at 1.065V
 - D-CAP3™ control mode for fast transient response
 - Continual output current: 8A
 - Eco-mode for advanced pulse skipping
 - Integrated 22mΩ / 8.6mΩ $R_{DS(on)}$ internal power switch
 - 600kHz switching frequency
 - Internal soft start: 1.6ms
 - Cycle-by-cycle overcurrent protection
 - Latched output OV/UV protections
- Synchronous buck converter (VDD1)
 - Input voltage range: 3V to 5.5V
 - Output voltage fixed at 1.8V
 - D-CAP3 control mode for fast transient response
 - Continual output current: 1A
 - Eco-mode for advanced pulse skipping
 - Integrated 150mΩ / 120mΩ $R_{DS(on)}$ internal power switch
 - 580kHz switching frequency
 - Internal soft start: 1ms
 - Cycle-by-cycle overcurrent protection
 - Latched output OV/UV protections
- Built-in 500mV, 1.5A LDO (VDDQ)
 - Output voltage fixed at 500mV
 - 1.5A continual output current
 - Requires only 10μF of ceramic output capacitor
 - Support high-Z in S3
- Low quiescent current: 150μA
- Power-good indicator
- Output discharge function
- Power up and power down sequencing control
- Non-latch for OT and UVLO protections
- 18-pin 3.0mm × 3.0mm HotRod™ VQFN package

2 Applications

- [Notebook, PC computers, and servers](#)
- [Ultrabook, tablet computers](#)
- [Single-board computer, industrial PC](#)
- Distributed power systems

3 Description

The TPS51488 provides a complete power design for LPDDR5 memory systems with the lowest total cost and design size. The device meets the JEDEC standard for LPDDR5 power-up and power-down sequence requirement. The TPS51488 integrates two synchronous buck converters (VDD1 and VDD2) and a 1.5A LDO (VDDQ).

The TPS51488 employs D-CAP3 control mode with 600kHz switching frequency for fast transient response, good load/line regulation, and support for ceramic output capacitors with no external compensation circuit.


The TPS51488 is highly configurable and has high efficiency due to the integrated low $R_{ds(on)}$ power MOSFETs. The device supports flexible power state control, placing VDDQ at high-Z in S3 and discharging VDD1, VDD2, and VDDQ in S4/S5 state. Full protection features include OVP, UVP, OCP, UVLO, and thermal shutdown protection. The device is available in a thermally enhanced 18-pin HotRod VQFN package, and the junction temperature is specified from -40°C to 125°C .

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE ⁽²⁾
TPS51488	RJE (VQFN-HR, 18)	3mm × 3mm

(1) For more information, see [Section 10](#).

(2) The package size (length × width) is a nominal value and includes pins, where applicable.



Typical Application

Table of Contents

1 Features	1	7 Application and Implementation	18
2 Applications	1	7.1 Application Information.....	18
3 Description	1	7.2 Typical Application.....	18
4 Pin Configuration and Functions	3	7.3 Power Supply Recommendations.....	25
5 Specifications	4	7.4 Layout.....	25
5.1 Absolute Maximum Ratings.....	4	8 Device and Documentation Support	27
5.2 ESD Ratings.....	4	8.1 Device Support.....	27
5.3 Recommended Operating Conditions.....	4	8.2 Receiving Notification of Documentation Updates.....	27
5.4 Thermal Information.....	5	8.3 Support Resources.....	27
5.5 Electrical Characteristics.....	5	8.4 Trademarks.....	27
5.6 Typical Characteristics.....	7	8.5 Electrostatic Discharge Caution.....	27
6 Detailed Description	12	8.6 Glossary.....	27
6.1 Overview.....	12	9 Revision History	27
6.2 Functional Block Diagram.....	13	10 Mechanical, Packaging, and Orderable Information	27
6.3 Feature Description.....	14		
6.4 Device Functional Modes.....	16		

4 Pin Configuration and Functions




Figure 4-1. 18-Pin VQFN-HR RJE Package (Top View)

Table 4-1. Pin Functions

PIN		TYPE ⁽¹⁾	DESCRIPTION
NAME	NO.		
VLDOIN	1	P	Power supply input for VDDQ LDO. Connect VDD2 in a typical application.
VDDQ	2	O	VDDQ 1.5-A LDO output. Connect to 10- μ F or larger capacitance for stability.
AGND	3	G	Signal ground
VDDQSNS	4	I	VDDQ output voltage feedback
VDD2SNS	5	I	VDD2 output voltage feedback
VDDQREF	6	O	Internal reference for VDDQ. Connect to 0.22- μ F or larger capacitance for stability.
PVIN	7	P	Input power supply for the VDD2 buck
PGOOD	8	O	Power-good signal open-drain output. PGOOD goes high when VDD1 and VDD2 output voltages are within the target range.
PGND	9	G	Power ground for the VDD2 buck
VDDQ_EN	10	I	VDDQ_EN signal input for VDDQ LDO enable control. For a detailed control setup, refer to Table 6-1 .
VDD_EN	11	I	VDD_EN signal input for VDD1 buck and VDD2 buck enable control. For a detailed control setup, refer to Table 6-1 .
VDD1SNS	12	I	VDD1 output voltage feedback
VCC_5V	13	P	Power supply for the VDD1 and VDD2 buck converter control logic circuit
PVIN_VDD1	14	P	Input power supply for the VDD1 buck
SW_VDD1	15	O	VDD1 switching node connection to the inductor
PGND_VDD1	16	G	Power ground for the VDD1 buck
SW	17	O	VDD2 switching node connection to the inductor and bootstrap capacitor
BST	18	I	High-side MOSFET gate driver bootstrap voltage input for the VDD2 buck. Connect a capacitor between the BST pin and the SW pin.

(1) I = input, O = output, P = power

5 Specifications

5.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted) ⁽¹⁾

		MIN	MAX	UNIT
Input voltage	PVIN	-0.3	26	V
	VBST	-0.3	31	
	VBST-SW	-0.3	6	
	VCC_5V, PVIN_VDD1, VLDOIN, VDD1SNS, VDD2SNS, VDDQSNS	-0.3	6	
	VDD_EN, VDDQ_EN	-0.3	4	
	PGND, AGND, PGND_VDD1	-0.3	0.3	
Output voltage	SW	-0.3	26	V
	SW (10-ns transient)	-3	28	
	SW_VDD1	-0.3	7	
	SW_VDD1 (10-ns transient)	-3	8	
	PGOOD, VDDQ, VDDQREF	-0.3	6	
T _J	Operating junction temperature	-40	150	°C
T _{stg}	Storage temperature	-55	150	°C

- (1) Operation outside the *Absolute Maximum Ratings* may cause permanent device damage. *Absolute Maximum Ratings* do not imply functional operation of the device at these or any other conditions beyond those listed under *Recommended Operating Conditions*. If used outside the *Recommended Operating Conditions* but within the *Absolute Maximum Ratings*, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

5.2 ESD Ratings

		VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human body model (HBM), per ANSI/ESDA/JEDEC JS-001, all pins ⁽¹⁾	V
		Charged device model (CDM), per ANSI/ESDA/JEDEC JS-002, all pins ⁽²⁾	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Input voltage	PVIN	4.5	24	V
	VBST	-0.3	29	
	VBST-SW	-0.3	5.5	
	VCC_5V, PVIN_VDD1, VLDOIN, VDD1SNS, VDD2SNS, VDDQSNS	-0.3	5.5	
	VDD_EN, VDDQ_EN	-0.3	3.6	
	PGND, AGND, PGND_VDD1	-0.3	0.3	
Output voltage	SW	-0.3	24	V
	SW (10-ns transient)	-3	26	
	SW_VDD1	-0.3	6	
	SW_VDD1 (10-ns transient)	-3	7	
	PGOOD, VDDQ, VDDQREF	-0.3	5.5	
I _{VDD2OUT}	VDD2 output current		8	A

over operating free-air temperature range (unless otherwise noted)

	MIN	MAX	UNIT
T _J Operating junction temperature	-40	125	°C

5.4 Thermal Information

THERMAL METRIC ⁽¹⁾	TPS51488	UNIT
	RJE (VQFN)	
	18 PINS	
R _{θJA} Junction-to-ambient thermal resistance	58.1	°C/W
R _{θJC(top)} Junction-to-case (top) thermal resistance	26.1	°C/W
R _{θJB} Junction-to-board thermal resistance	17.7	°C/W
ψ _{JT} Junction-to-top characterization parameter	0.5	°C/W
ψ _{JB} Junction-to-board characterization parameter	17.7	°C/W
R _{θJC(bot)} Junction-to-case (bottom) thermal resistance	N/A	°C/W

(1) For more information about traditional and new thermal metrics, see the [IC Package Thermal Metrics Application Report](#).

5.5 Electrical Characteristics

T_J = -40°C to 125°C, V_{PVIN} = 12 V, V_{PVIN_VDD1} = 5 V (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
INPUT SUPPLY VOLTAGE					
I _{VCC_5V} VCC_5V supply current	V _{VDD_EN} = V _{VDDQ_EN} = 0 V		5		μA
	V _{VDD_EN} = 5 V, V _{VDDQ_EN} = 0 V, no load		110		μA
	V _{VDD_EN} = V _{VDDQ_EN} = 5 V, no load		150		μA
V _{IN} PVIN input voltage range		4.5		24	V
UVLO					
UVLO VCC_5V undervoltage lockout	Wake up VCC_5V voltage		4.1	4.5	V
	Shut down VCC_5V voltage	3.3	3.6		V
	Hysteresis VCC_5V voltage		500		mV
VDD2					
V _{VDD2SNS} VDD2 sense voltage		1.054	1.065	1.076	V
I _{VDD2SNS} VDD2SNS input current	V _{VDD2SNS} = 1.065 V		35		μA
I _{VDD2DIS} VDD2 discharge current	V _{VDD_EN} = V _{VDDQ_EN} = 0 V, V _{VDD2SNS} = 0.5 V		12		mA
t _{VDD2SS} VDD2 soft-start time			1.6	2.65	ms
t _{VDD2DLY} VDD2 ramp up delay time			2		ms
R _{DSONH} High-side switch resistance	T _J = 25°C, V _{PVIN} = 19 V, V _{VCC_5V} = 5 V		22		mΩ
R _{DSONL} Low-side switch resistance	T _J = 25°C, V _{PVIN} = 19 V, V _{VCC_5V} = 5 V		8.6		mΩ
I _{VDD2OCL} Low-side valley current limited	V _{OUT} = 1.065 V, L = 0.68 μH, T _J = -40°C to 125°C	8.2	9.8	11.5	A
	V _{OUT} = 1.065 V, L = 0.68 μH, T _J = 0°C to 125°C	8.6	9.8	11.5	A
f _{sw} VDD2 switching frequency			600		kHz
t _{OFF(MIN)} Minimum off time			198		ns
PGOOD (VDD2, VDD1)					
V _{THPG} PGOOD threshold	VDD2SNS / VDD1SNS falling (fault)		87%		
	VDD2SNS / VDD1SNS rising (good)		93%		
	VDD2SNS / VDD1SNS rising (fault)		115%		
	VDD2SNS / VDD1SNS falling (Good)		110%		

5.5 Electrical Characteristics (continued)

$T_J = -40^{\circ}\text{C}$ to 125°C , $V_{PVIN} = 12\text{ V}$, $V_{PVIN_VDD1} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
I_{PGMAX}	PG sink current	$V_{PGOOD} = 0.5\text{ V}$, $V_{VDD_EN} = V_{VDDQ_EN} = 5\text{ V}$, no load		46		mA
t_{PGDLY}	PG start-up delay	PG from low to high		1		ms
VDD1						
$V_{VDD1SNS}$	VDD1 sense voltage		1.75	1.8	1.85	V
$I_{VDD1SNS}$	VDD1SNS input current	$V_{VDD1SNS} = 1.8\text{ V}$		20		μA
$I_{VDD1DIS}$	VDD1 discharge current	$V_{VDD_EN} = V_{VDDQ_EN} = 0\text{ V}$, $V_{VDD1SNS} = 0.5\text{ V}$		12		mA
t_{VDD1SS}	VDD1 soft-start time			1.0	2	ms
R_{DSONH}	High-side switch resistance	$T_J = 25^{\circ}\text{C}$, $V_{PVIN_VDD1} = 5\text{ V}$, $V_{VCC_5V} = 5\text{ V}$		150		m Ω
R_{DSONL}	Low-side switch resistance	$T_J = 25^{\circ}\text{C}$, $V_{PVIN_VDD1} = 5\text{ V}$, $V_{VCC_5V} = 5\text{ V}$		120		m Ω
$I_{VDD1OCL}$	Low-side valley current limited	$V_{VDD1SNS} = 1.8\text{ V}$, $L = 4.7\text{ }\mu\text{H}$	1.5	2	2.5	A
f_{sw}	VDD1 switching frequency			580		kHz
$t_{OFF(MIN)}$	Minimum off time			195		ns
OVP AND UVP (VDD2, VDD1)						
V_{OVP}	OVP threshold voltage	OVP detect voltage	120%	125%	130%	
V_{UVP1}	UVP threshold voltage	UVP detect voltage	57.5%	62.5%	67.5%	
t_{OVDPDY}	OVP delay			20		μs
t_{UVDPDY}	UVP delay			250		μs
VDDQ OUTPUT						
V_{VDDQ}	Output voltage	$T_J = 25^{\circ}\text{C}$, $I_{VDDQ} \leq 1.5\text{ A}$	0.475	0.5	0.525	V
$I_{VDDQOCLSRC}$	Source current limit	$V_{VDD2SNS} = 1.065\text{ V}$, $V_{VDDQ} = V_{VDDQSNS} = 0.4\text{ V}$	1.55	2.2		A
I_{VDDQLK}	Leakage current	$T_J = 25^{\circ}\text{C}$, $V_{VDD_EN} = 5\text{ V}$, $V_{VDDQ_EN} = 5\text{ V}$			5	μA
$I_{VDDQSNSBIAS}$	VDDQSNS input bias current	$V_{VDD_EN} = 5\text{ V}$, $V_{VDDQ_EN} = 5\text{ V}$	-0.5	0	0.5	
$I_{VDDQSNSLK}$	VDDQSNS leakage current	$V_{VDD_EN} = 5\text{ V}$, $V_{VDDQ_EN} = 0\text{ V}$	-1	0	1	
$t_{VDDQDLY}$	VDDQ output delay relative to VDDQ_EN				35	μs
$I_{VDDQDIS}$	VDDQ discharge current	$T_J = 25^{\circ}\text{C}$, $V_{VDD_EN} = V_{VDDQ_EN} = 0\text{ V}$, $V_{VDD2SNS} = 1.065\text{ V}$, $V_{VDDQ} = 0.4\text{ V}$		5.7		mA
VDD_EN, VDDQ_EN LOGIC THRESHOLD						
V_{IH}	VDD_EN/VDDQ_EN high-level voltage		1.35			V
V_{IL}	VDD_EN/VDDQ_EN low-level voltage				0.5	V
R_{TOGND}	VDD_EN/VDDQ_EN resistance to GND			500		k Ω
THERMAL PROTECTION						
T_{OTP}	OTP trip threshold			150		$^{\circ}\text{C}$
T_{OTPHSY}	OTP hysteresis			20		$^{\circ}\text{C}$

5.6 Typical Characteristics




Figure 5-1. VCC_5V Supply Current vs Junction Temperature




Figure 5-2. VCC_5V Shutdown Current vs Temperature




Figure 5-3. VDD2 Output Voltage vs Junction Temperature




Figure 5-4. VDD1 Output Voltage vs Junction Temperature




Figure 5-5. Enable On Voltage (VDD_EN) vs Junction Temperature




Figure 5-6. Enable Off Voltage (VDD_EN) vs Junction Temperature

5.6 Typical Characteristics (continued)




Figure 5-7. Enable On Voltage (VDDQ_EN) vs Junction Temperature




Figure 5-8. Enable Off Voltage (VDDQ_EN) vs Junction Temperature




Figure 5-9. VDD2 High-Side R_{DS(on)} vs Junction Temperature




Figure 5-10. VDD2 Low-Side R_{DS(on)} vs Junction Temperature




Figure 5-11. VDD1 High-Side R_{DS(on)} vs Junction Temperature




Figure 5-12. VDD1 Low-Side R_{DS(on)} vs Junction Temperature

5.6 Typical Characteristics (continued)




Figure 5-13. VDD2 OVP Threshold vs Junction Temperature




Figure 5-14. VDD2 UVP Threshold vs Junction Temperature




Figure 5-15. VDD1 OVP Threshold vs Junction Temperature




Figure 5-16. VDD1 UVP Threshold vs Junction Temperature




Figure 5-17. VDD2SNS Discharge Current vs Junction Temperature










Figure 5-18. VDD1SNS Discharge Current vs Junction Temperature

5.6 Typical Characteristics (continued)



5.6 Typical Characteristics (continued)




Figure 5-25. VDD1 Switching Frequency vs Input Voltage (I_{OUT} = 1 A)




Figure 5-26. VDD2 Switching Frequency vs Load Current




Figure 5-27. VDD1 Switching Frequency vs Load Current

6 Detailed Description

6.1 Overview

The TPS51488 integrates two synchronous step-down buck converters and an LDO to support a complete LPDDR5 power design. The VDD2 buck converter has a fixed 1.065-V output, supports continuous 8-A output current, and can operate from 4.5-V to 24-V PVIN input voltage. The VDD1 buck converter has the fixed 1.8-V output, supports continuous 1-A output current, and can operate from 3-V to 5.5-V PVIN_VDD1 input voltage. The VDDQ LDO has continuous 1.5-A output current capability.

6.3 Feature Description

6.3.1 PWM Operation and D-CAP3™ Control Mode

The main control loop of the two bucks is adaptive on-time pulse width modulation (PWM) controller that supports a proprietary D-CAP3 control mode. The D-CAP3 control mode combines adaptive on-time control with an internal compensation circuit for pseudo-fixed frequency and low external component count configuration with both low-ESR and ceramic output capacitors. The D-CAP3 control mode is stable even with virtually no ripple at the output. The TPS51488 also includes an error amplifier that makes the output voltage very accurate.

At the beginning of each cycle, the high-side MOSFET is turned on. This MOSFET is turned off after the internal one-shot timer expires. This one-shot duration is set proportional to the converter input voltage, V_{IN} , and is inversely proportional to the output voltage, V_O , to maintain a pseudo-fixed frequency over the input voltage range, hence is called adaptive on-time control. The one-shot timer is reset and the high-side MOSFET is turned on again when the feedback voltage falls below the reference voltage. An internal ripple generation circuit is added to the reference voltage to emulate the output ripple, enabling the use of very low ESR output capacitors such as multi-layered ceramic caps (MLCC). No external current sense network or loop compensation is required for D-CAP3 control mode topology.

Both VDD1 buck and VDD2 buck include an error amplifier that makes the output voltage very accurate. For any control topology that is compensated internally, there is a range of the output filter the control topology can support. The output filter used with the TPS51488 is a low-pass L-C circuit. This L-C filter has a double-pole frequency described in [Equation 1](#).

$$f_P = \frac{1}{2 \times \pi \times \sqrt{L_{OUT} \times C_{OUT}}} \quad (1)$$

At low frequencies, the overall loop gain is set by the internal output set-point resistor divider network and the internal gain of the TPS51488. The low-frequency L-C double pole has a 180 degree in phase. At the output filter frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The internal ripple generation network introduces a high-frequency zero that reduces the gain roll off from -40 dB to -20 dB per decade and increases the phase to 90 degree one decade above the zero frequency. The internal ripple injection high-frequency zero is related to the switching frequency. The inductor and capacitor selected for the output filter must be such that the double pole is placed close enough to the high-frequency zero, so that the phase boost provided by this high-frequency zero provides adequate phase margin for the stability requirement. The crossover frequency of the overall system must usually be targeted to be less than one-fifth of the switching frequency (F_{SW}).

6.3.2 Advanced Eco-mode Control

The VDD1 buck and VDD2 buck are designed with advanced Eco-mode control schemes to maintain high light load efficiency. As the output current decreases from heavy load conditions, the inductor current is also reduced and eventually comes to a point where the rippled valley touches zero level, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when the zero inductor current is detected. As the load current further decreases, the converter runs into discontinuous conduction mode. The on time is kept almost the same as the on time is in continuous conduction mode, so that discharging the output capacitor with smaller load current to the level of the reference voltage takes longer time. This makes the switching frequency lower, proportional to the load current, and keeps the light load efficiency high. The light load current where the transition to Eco-mode operation happens ($I_{OUT(LL)}$) can be calculated from [Equation 2](#).

$$I_{OUT(LL)} = \frac{1}{2 \times L_{OUT} \times F_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}} \quad (2)$$

After identifying the application requirements, design the output inductance (L_{OUT}) so that the inductor peak-to-peak ripple current is approximately between 20% and 30% of the $I_{OUT(max)}$ (peak current in the application). Sizing the inductor properly so that the valley current does not hit the negative low-side current limit is important.

6.3.3 Soft Start and Prebiased Soft Start

The VDD2 buck has an internal 1.6-ms soft start and VDD1 buck has an internal 1-ms soft start. Provide the voltage supply to PVIN, PVIN_VDD1, and VCC_5V before asserting VDD_EN to be high. When the VDD_EN pin becomes high, the internal soft-start function begins ramping up the reference voltage to the PWM comparator.

If the output capacitor is prebiased at start-up, the devices initiate switching and start ramping up only after the internal reference voltage becomes greater than the feedback voltage. This scheme makes sure that the converters ramp up smoothly into the regulation point.

6.3.4 Power Good

The Power-Good (PGOOD) pin is an open-drain output. After the voltage of the VDD1SNS and VDD2SNS pins are between 93% and 110% of the target output voltage, the PGOOD is deasserted and floats after a 1-ms deglitch time. A pullup resistor of 100 k Ω is recommended to pull the voltage up to VCC_5V. The PGOOD pin is pulled low when:

- VDD1SNS or VDD2SNS pin voltage is lower than 87% or greater than 115% of the target output voltage
- In an OVP, UVP, or thermal shutdown event
- During the soft-start period

6.3.5 Overcurrent Protection and Undervoltage Protection

Both VDD1 and VDD2 bucks have overcurrent protection and undervoltage protection, and the implementation is same. The output overcurrent limit (OCL) is implemented using a cycle-by-cycle valley detection. The switch current is monitored during the OFF state by measuring the low-side FET drain-to-source voltage. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on time of the high-side FET switch, the switch current increases at a linear rate determined by the following:

- V_{IN}
- V_{OUT}
- the on time
- the output inductor value

During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current I_{OUT} . If the monitored current is above the OCL level, the converter maintains low-side FET on and delays the creation of a new set pulse. Even the voltage feedback loop requires one, until the current level becomes OCL level or lower. In subsequent switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

There are some important considerations for this type of overcurrent protection. When the load current is higher than the overcurrent threshold by one half of the peak-to-peak inductor ripple current, the OCL is triggered and the current is being limited, the output voltage tends to drop because the load demand is higher than what the converter can support. When the output voltage falls below 62.5% of the target voltage, the UVP comparator detects the fall, the output is discharged and latched after a wait time of 250 μ s. When the overcurrent condition is removed, the output voltage is latched until the VDD_EN is toggled or repowers the VCC_5V power input.

6.3.6 Overvoltage Protection

Both VDD1 and VDD2 bucks have the overvoltage protection feature and have the same implementation. When the output voltage becomes higher than 125% of the target voltage, the OVP comparator output goes high, and then the output is discharged and latched after a wait time of 20 μ s. When the overvoltage condition is removed, the output voltage is latched until the VDD_EN is toggled or repowers the VCC_5V power input.

6.3.7 UVLO Protection

Undervoltage Lockout protection (UVLO) monitors the VCC_5V power input. When the voltage is lower than UVLO threshold voltage, the device is shut off and outputs are discharged. This is a non-latch protection.

6.3.8 Output Voltage Discharge

The VDD1 buck, VDD2 buck, and VDDQ LDO block all have the discharge function by using internal MOSFETs, which are connected to the corresponding output terminals VDD1SNS, VDD2SNS, and VDDQ. The discharge is slow due to the lower current capability of these MOSFETs.

6.3.9 Thermal Shutdown

The TPS51488 monitors the internal die temperature. If the temperature exceeds the threshold value (typically 150°C), the device is shut off and the output is discharged. This is a non-latch protection. The device restarts switching when the temperature goes below the thermal shutdown recover threshold.

6.4 Device Functional Modes

6.4.1 Light Load Operation for VDD1 Buck and VDD2 Buck

When the load is light on the VDD1 or VDD2 output, the buck enters pulse skip mode after the inductor current crosses zero. This is Eco-mode, which improves the efficiency at light load with a lower switching frequency. Each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the VDD1SNS or VDD2SNS voltage falls below the Eco-mode threshold voltage. As the output current decreases, the period time between switching pulses increases.

6.4.2 Output State Control

The TPS51488 has two enable input pins, VDD_EN and VDDQ_EN, to provide simple control scheme of output state. All of VDD1, VDD2, and VDDQ are turned on at S0 state (VDD_EN = VDDQ_EN = high). In S3 state (VDDQ_EN = low, VDD_EN = high), VDD1 and VDD2 voltages are kept on while VDDQ is turned off and left at high impedance state (high-Z). The VDDQ output floats and does not source current in this state. In S4/S5 states (VDD_EN=VDDQ_EN =low), all of the three outputs are turned off and discharged to GND. Each state code represents as follow: S0 = full ON, S3 = suspend to RAM (STR), S4 = suspend to disk (STD), S5 = soft OFF (see [Table 6-1](#)).

Table 6-1. VDDQ_EN and VDD_EN Control for Output State

STATE	VDDQ_EN	VDD_EN	VDD1	VDD2	VDDQ
S0	HI	HI	ON	ON	ON
S3	LO	HI	ON	ON	OFF (High-Z)
S5/S4	LO	LO	OFF (discharge)	OFF (discharge)	OFF (discharge)

6.4.3 Output Sequence Control

There are specific sequencing requirements for the LPDDR5 VDD1 and VDD2 rails. The TPS51488 follows the power rail sequence requirements as shown in [Figure 6-1](#) and [Figure 6-2](#). VDD1 is greater than VDD2 at all times during ramp up, operating, and ramp down. The VDDQ output ramps and stabilizes within 35 µs after VDDQ_EN asserted.




Figure 6-1. Power Sequence, VDD1/VDD2 Versus VDD_EN




Figure 6-2. Power Sequence, VDDQ Versus VDDQ_EN

7 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

7.1 Application Information

The TPS51488 device provides a complete power design for a LPDDR5 memory system. [Table 7-1](#) shows the power requirements for LPDDR5.

Table 7-1. LPDDR5 Application

	VDD1	VDD2	VDDQ
LPDDR5	YES	YES	YES

[Figure 7-1](#) shows a typical application for LPDDR5. For VDD2 buck, the PVIN supports a 4.5-V to 24-V input range with 1.065-V VDD2 output, and the continuous current capability is 8 A. Usually, the PVIN_VDD1 and VCC_5V can share one 5-V power input and support 1.8-V VDD1 output with 1-A continuous current capability. The PVIN_VDD1 can be lowered down to a 3.3-V power supply. The VLDOIN power input usually is connected to the VDD2 output. The VLDOIN power input can also be connected to external power supply input.

7.2 Typical Application




Figure 7-1. LPDDR5 Application Schematic

7.2.1 Design Requirements

[Table 7-2](#) lists the design parameters for this example.

Table 7-2. Design Parameters

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
VDD2 OUTPUT						
V _{OUT}	Output voltage			1.065		V
I _{OUT}	Output current			8		A
ΔV _{OUT}	Transient response	8-A load step		±53		mV
V _{IN}	Input voltage		4.5	19	24	V
V _{OUT(ripple)}	Output voltage ripple			30		mV(P-P)
F _{SW}	Switching frequency			600		kHz
VDD1 OUTPUT						
V _{OUT}	Output voltage			1.8		V

Table 7-2. Design Parameters (continued)

PARAMETER		CONDITIONS	MIN	TYP	MAX	UNIT
I _{OUT}	Output current			1		A
ΔV _{OUT}	Transient response	1-A load step		±90		mV
V _{IN}	Input voltage		3	5	5.5	V
V _{OUT(ripple)}	Output voltage ripple			30		mV _(P-P)
F _{SW}	Switching frequency			580		kHz
OTHERS						
V _{VCC_5V}	Start VCC_5V input voltage	VCC_5V input voltage rising		Internal UVLO		V
	Stop VCC_5V input voltage	VCC_5V input voltage falling		Internal UVLO		V
	Light load operating mode			ECO		

7.2.2 Detailed Design Procedure

7.2.2.1 External Component Selection

7.2.2.1.1 Inductor Selection

The inductor ripple current is filtered by the output capacitor. A higher inductor ripple current means the output capacitor must have a ripple current rating higher than the inductor ripple current. See [Table 7-3](#) for recommended inductor values.

The RMS and peak currents through the inductor can be calculated using [Equation 3](#) and [Equation 4](#). It is important that the inductor is rated to handle these currents.

$$I_{L(\text{rms})} = \sqrt{\left(I_{\text{OUT}}^2 + \frac{1}{12} \times \left(\frac{V_{\text{OUT}} \times (V_{\text{IN}(\text{max})} - V_{\text{OUT}})}{V_{\text{IN}(\text{max})} \times L_{\text{OUT}} \times F_{\text{SW}}} \right)^2 \right)} \quad (3)$$

$$I_{L(\text{peak})} = I_{\text{OUT}} + \frac{I_{\text{OUT}(\text{ripple})}}{2} \quad (4)$$

During transient and short-circuit conditions, the inductor current can increase up to the current limit of the device so it is safe to choose an inductor with a saturation current higher than the peak current under current limit condition.

7.2.2.1.2 Output Capacitor Selection

After selecting the inductor, the output capacitor needs to be optimized. In D-CAP3 control mode, the regulator reacts within one cycle to the change in the duty cycle so good transient performance can be achieved without needing large amounts of output capacitance. The recommended output capacitance range is given in [Table 7-3](#).

Ceramic capacitors have very low ESR, otherwise the maximum ESR of the capacitor must be less than $V_{\text{OUT}(\text{ripple})}/I_{\text{OUT}(\text{ripple})}$.

Table 7-3. Recommended Component Values

V _{OUT} (V)	F _{sw} (kHz)	L _{OUT} (μH)	C _{OUT(min)} (μF)	C _{OUT(max)} (μF)
1.065	600	0.68	88	142
	600	0.56	88	142
	600	0.47	88	142
1.8	580	6.8	20	66
	580	4.7	20	66
	580	3.3	20	66

For VDDQ output, a high quality X5R or X7R 10- μ F capacitor is recommended and 0.47 μ F is recommended for VDDQREF output.

7.2.2.1.3 Input Capacitor Selection

The TPS51488 requires input decoupling capacitors on both power supply input PVIN and PVIN_VDD1, and the bulk capacitors are needed depending on the application. The minimum input capacitance required is given in Equation 5.

$$C_{IN(min)} = \frac{I_{OUT} \times V_{OUT}}{V_{INripple} \times V_{IN} \times F_{SW}} \quad (5)$$

TI recommends using a high-quality X5R or X7R input decoupling capacitors of 30 μ F on the VDD2 buck input voltage pin PVIN, and 10 μ F on the VDD1 buck input voltage pin PVIN_VDD1. The voltage rating on the input capacitor must be greater than the maximum input voltage. The capacitor must also have a ripple current rating greater than the maximum input current ripple of the application. The input ripple current is calculated by Equation 6:

$$I_{CIN(rms)} = I_{OUT} \times \sqrt{\frac{V_{OUT}}{V_{IN(min)}} \times \frac{(V_{IN(min)} - V_{OUT})}{V_{IN(min)}}} \quad (6)$$

An additional 0.1- μ F capacitor from PVIN to ground and from PVIN_VDD1 to ground is optional to provide additional high frequency filtering. One ceramic capacitor of 10 μ F is recommended for the decoupling capacitor on the VLDOIN pin to provide stable power on VDDQ LDO block. A 1- μ F ceramic capacitor is needed for the decoupling capacitor on VCC_5V input.

7.2.2.1.4 Bootstrap Capacitor and Resistor Selection

A 0.1- μ F ceramic capacitor serialized with a 5.1- Ω resistor is recommended between the BST and SW pin for proper operation. TI recommends using a ceramic capacitor.

7.2.3 Application Curves

Figure 7-2 through Figure 7-29 apply to the circuit of Figure 7-1. $V_{IN} = 12\text{ V}$. $T_A = 25^\circ\text{C}$ unless otherwise specified.




Figure 7-2. VDD2 Efficiency Curve, $V_{OUT} = 1.065\text{ V}$




Figure 7-3. VDD1 Efficiency Curve, $V_{OUT} = 1.8\text{ V}$




Figure 7-4. VDD2 Load Regulation, $V_{OUT} = 1.065\text{ V}$




Figure 7-5. VDD1 Load Regulation, $V_{OUT} = 1.8\text{ V}$




Figure 7-6. VDDQ Load Regulation, $V_{OUT} = 0.5\text{ V}$




Figure 7-7. VDD2 Line Regulation, $V_{OUT} = 1.065\text{ V}$




Figure 7-8. VDD1 Line Regulation, V_{OUT} = 1.8 V




Figure 7-9. VDD2 Output Voltage Ripple




Figure 7-10. VDD1 Output Voltage Ripple




Figure 7-11. VDD2 Output Voltage Ripple




Figure 7-12. VDD1 Output Voltage Ripple






Figure 7-13. Start-Up Through VDD_EN




2ms/div
 $I_{VDD1OUT} = 1\text{ A}$ $I_{VDD2OUT} = 8\text{ A}$

Figure 7-14. Start-Up Through VDD_EN




20ms/div
 $I_{VDD1OUT} = 0\text{ A}$ $I_{VDD2OUT} = 0\text{ A}$

Figure 7-15. Shutdown Through VDD_EN




20ms/div
 $I_{VDD1OUT} = 1\text{ A}$ $I_{VDD2OUT} = 8\text{ A}$

Figure 7-16. Shutdown Through VDD_EN




2ms/div
 $I_{VDD2OUT} = 0\text{ A}$ $I_{VDDQ} = 0\text{ A}$

Figure 7-17. VDDQ Start-Up Through VDDQ_EN



2ms/div
 $I_{VDD2OUT} = 8\text{ A}$ $I_{VDDQ} = 1.5\text{ A}$

Figure 7-18. VDDQ Start-Up Through VDDQ_EN



10ms/div
 $I_{VDD2OUT} = 0\text{ A}$ $I_{VDDQ} = 0\text{ A}$

Figure 7-19. VDDQ Shutdown Through VDDQ_EN




Figure 7-20. VDDQ Shutdown Through VDDQ_EN




Figure 7-21. VDDQ Start-Up Through VDD_EN




Figure 7-22. VDDQ Start-Up Through VDD_EN




Figure 7-23. VDDQ Shutdown Through VDD_EN




Figure 7-24. VDDQ Shutdown Through VDD_EN






Figure 7-25. VDD1 Transient Response




Slew Rate=2.5A/us
 400us/div
 1.6A to 8A

Figure 7-26. VDD2 Transient Response




Slew Rate=2.5A/us
 400us/div
 0.1 A to 6.4 A

Figure 7-27. VDD2 Transient Response



100us/div
Figure 7-28. VDD1 Normal Operation to Output Hard Short



100us/div
Figure 7-29. VDD2 Normal Operation to Output Hard Short

7.3 Power Supply Recommendations

The TPS51488 is designed for a LPDDR5 complete power design.

- PVIN is the power input for VDD2 buck.
- PVIN_VDD1 is the power input for VDD1 buck.
- VLDOIN input is for VDDQ LDO power supply.
- VCC_5V is power supply for internal control logic.

The following lists the power on sequence scenarios.

- VDD_EN is high before PVIN or PVIN_VDD1 has the power input. VCC_5V power supply must be provided after or at same time as PVIN or PVIN_VDD1, otherwise the output is latched. This latch can be recovered by toggling the VDD_EN pin or re-power the VCC_5V.
- VDD_EN is low before PVIN and PVIN_VDD1 has the power input, then there is no power supply input sequence requirement for VCC_5V, PVIN, and PVIN_VDD1.

7.4 Layout

7.4.1 Layout Guidelines

- TI recommends a four-layer PCB for good thermal performance and with a maximum ground plane. 3-inch × 3-inch, four-layer PCB with 2-oz. copper is used as an example.
- Place the decoupling capacitors right across PVIN, PVIN_VDD1, and VLDOIN as close as possible.
- Place output inductors and capacitors with IC at the same layer. SW routing must be as short as possible to minimize EMI, and must be a width plane to carry big current. Enough vias must be added to the PGND connection of output capacitor and also as close to the output pin as possible. Reserve some space between VDD1 choke and VDD2 choke, just minimize radiation crosstalk.

- Place BST resistor and capacitor with IC at the same layer, close to BST and SW plane, > 15-mil width trace is recommended to reduce line parasitic inductance.
- VDD1SNS/VDD2SNS/VDDQSNS can be 10 mil and must be routed away from the switching node, BST node, or other high efficiency signal.
- The PVIN and PVIN_VDD1 traces must be wide to reduce the trace impedance and provide enough current capability.
- Output capacitors for VDDQ and VDDQREF must be put as close as output pin.

7.4.2 Layout Example

Figure 7-30 shows the recommended top-side layout. Component reference designators are the same as the circuit shown in Figure 7-1.




Figure 7-30. Top-Side Layout

8 Device and Documentation Support

8.1 Device Support

8.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

8.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

8.3 Support Resources

[TI E2E™ support forums](#) are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

8.4 Trademarks

D-CAP3™, HotRod™, and TI E2E™ are trademarks of Texas Instruments. All trademarks are the property of their respective owners.

8.5 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

8.6 Glossary

[TI Glossary](#) This glossary lists and explains terms, acronyms, and definitions.

9 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision * (August 2021) to Revision A (May 2026)	Page
• First public release of the datasheet.....	1
• Deleted the trademark symbol from Eco-mode throughout the document.....	1
• Changed ESD Rating description.....	4

10 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS51488RJER	Active	Production	VQFN-HR (RJE) 18	3000 LARGE T&R	Yes	Call TI Sn	Level-2-260C-1 YEAR	-	T51488

(1) **Status:** For more details on status, see our [product life cycle](#).

(2) **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

(3) **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

(4) **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

(5) **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

(6) **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "-" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51488RJER	VQFN-HR	RJE	18	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2

TAPE AND REEL BOX DIMENSIONS


*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51488RJER	VQFN-HR	RJE	18	3000	367.0	367.0	35.0




4223865 / C 03/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X




SOLDER MASK DETAILS

4223865 / C 03/2020

NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/sluea271).
4. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



SOLDER PASTE EXAMPLE
 BASED ON 0.1 mm THICK STENCIL

PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
 PADS 1, 6, 10 & 15: 93% & PADS 7-9, 17: 89%
 SCALE: 20X

4223865 / C 03/2020

NOTES: (continued)

- 5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations..

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you fully indemnify TI and its representatives against any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#), [TI's General Quality Guidelines](#), or other applicable terms available either on [ti.com](#) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products. Unless TI explicitly designates a product as custom or customer-specified, TI products are standard, catalog, general purpose devices.

TI objects to and rejects any additional or different terms you may propose.

Copyright © 2026, Texas Instruments Incorporated

Last updated 10/2025