

TPS51206 2-A Peak Sink / Source DDR Termination Regulator With VTTREF Buffered Reference for DDR2, DDR3, DDR3L, and DDR4

1 Features

- Supply Input Voltage: Supports 3.3-V Rail and 5-V Rail
- VLDOIN Input Voltage Range: VTT+0.4 V to 3.5 V
- VTT Termination Regulator
 - Output Voltage Range: 0.5 V to 0.9 V
 - 2-A Peak Sink and Source Current
 - Requires Only 10-μF MLCC Output Capacitor
 - ±20 mV Accuracy
- VTTREF Buffered Reference
 - VDDQ/2 ± 1% Accuracy
 - 10-mA Sink and Source Current
- Supports High-Z in S3 and Soft-Stop in S4 and S5 with S3 and S5 Inputs
- Overtemperature Protection
- 10-Pin, 2 mm × 2 mm SON (DSQ) Package

2 Applications

- DDR2, DDR3, DDR3L, and DDR4 Memory Power Supplies
- SSTL_18, SSTL_15, SSTL_135 and HSTL Termination
- Telecom and Datacom, GSM Base Station, LCD-TV and PDP-TV, Copier and Printer, Set-top Box

3 Description

The TPS51206 device is a sink and source double data rate (DDR) termination regulator with VTTREF buffered reference output. It is specifically designed for low-input voltage, low-cost, low-external component count systems where space is a key consideration. The device maintains fast transient response and only requires 1 × 10-μF of ceramic output capacitance. The device supports a remote sensing function and all power requirements for DDR2, DDR3 and Low-Power DDR3 (DDR3L), and DDR4 VTT bus. The VTT current capability is ±2-A peak. The device supports all of the DDR power states, putting VTT to High-Z in S3 state (suspend to RAM) and discharging VTT and VTTREF in S4 or S5 state (suspend to disk).


The TPS51206 device is available in 10-Pin, 2 mm × 2 mm SON (DSQ) PowerPAD™ package and specified from –40°C to 105°C.

Device Information⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS51206	WSO (10)	2.00 mm × 2.00 mm

(1) For all available packages, see the orderable addendum at the end of the datasheet.

Simplified Application



Copyright © 2016, Texas Instruments Incorporated



Table of Contents

1 Features	1	8 Application and Implementation	13
2 Applications	1	8.1 Application Information.....	13
3 Description	1	8.2 Typical Applications	13
4 Revision History	2	9 Power Supply Recommendations	17
5 Pin Configuration and Functions	3	10 Layout	17
6 Specifications	4	10.1 Layout Guidelines	17
6.1 Absolute Maximum Ratings	4	10.2 Layout Example	18
6.2 ESD Ratings.....	4	10.3 Thermal Considerations	18
6.3 Recommended Operating Conditions.....	4	11 Device and Documentation Support	19
6.4 Thermal Information	4	11.1 Device Support.....	19
6.5 Electrical Characteristics.....	5	11.2 Receiving Notification of Documentation Updates	19
6.6 Typical Characteristics	6	11.3 Community Resources.....	19
7 Detailed Description	10	11.4 Trademarks	19
7.1 Overview	10	11.5 Electrostatic Discharge Caution.....	19
7.2 Functional Block Diagram	10	11.6 Glossary	19
7.3 Feature Description.....	10	12 Mechanical, Packaging, and Orderable Information	19
7.4 Device Functional Modes.....	12		

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision D (March 2018) to Revision E Page

- Changed "specified from –40°C to 85°C" to "specified from –40°C to 105°C" in *Description* [1](#)
- Changed maximum operating temperature from "85 °C" to "105 °C" in *Recommended Operating Conditions* table [4](#)

Changes from Revision C (August 2016) to Revision D Page

- Added VTTREF tolerance at 100 µA condition [5](#)

Changes from Revision B (December 2014) to Revision C Page

- Added references to DDR4 compatibility [1](#)
- Added [Receiving Notification of Documentation Updates](#) section [19](#)
- Added [Community Resources](#) section [19](#)


Changes from Revision A (October 2013) to Revision B Page

- Added *Pin Configuration and Functions* section, *ESD Ratings* table, *Feature Description* section, *Device Functional Modes*, *Application and Implementation* section, *Power Supply Recommendations* section, *Layout* section, *Device and Documentation Support* section, and *Mechanical, Packaging, and Orderable Information* section [1](#)

Changes from Original (MAY 2011) to Revision A Page

- Added minimum and maximum values to the wake up condition of the VDD UVLO threshold voltage specification [5](#)

5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION
NAME	NO.		
GND	8	—	Signal ground
PGND	4	—	Power GND for VTT LDO
S3	7	I	S3 signal input
S5	9	I	S5 signal input
VDD	10	I	Device power supply input (3.3 V or 5 V)
VDDQSNS	1	I	VDDQ sense input, reference input for VTTREF
VLDOIN	2	I	Power supply input for VTT/ VTTREF
VTT	3	O	Power output for VTT LDO, need to connect 10-μF or greater MLCC for stability. No maximum limit for VTT output capacitance.
VTTREF	6	O	VTTREF buffered reference output. Connect to MLCC between 0.22-μF and 1-μF for stability. The VTTREF pin can not be open.
VTTSNS	5	I	VTT LDO voltage sense input
Thermal Pad		—	Solder to the ground plane for increased thermal performance.

6 Specifications

6.1 Absolute Maximum Ratings⁽¹⁾

		MIN	MAX	UNIT
Input voltage ⁽²⁾	VDD, S3, S5	–0.3	7	V
	VLDOIN, VTTSNS, VDDQSNS	–0.3	3.6	V
	PGND	–0.3	0.3	
Output voltage ⁽²⁾	VTT, VTTREF	–0.3	3.6	
Operation junction temperature, T _J		–40	150	°C
Storage temperature, T _{stg}		–55	150	°C

- (1) Stresses beyond those listed under [Absolute Maximum Ratings^{\(1\)}](#) may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under [Recommended Operating Conditions](#) is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltage values are with respect to the network ground terminal unless otherwise noted.

6.2 ESD Ratings

			VALUE	UNIT
V _(ESD)	Electrostatic discharge	Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±2000	V
		Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	±500	

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

		MIN	NOM	MAX	UNIT
Supply voltage	VDD	3.1		6.5	V
Input voltage range ⁽¹⁾	S3, S5	–0.1		6.5	V
	VLDOIN, VTTSNS, VDDQSNS	–0.1		3.5	
	PGND	–0.1		0.1	
Output voltage range ⁽¹⁾	VTT, VTTREF	–0.1		3.5	V
Operating free-air temperature, T _A		–40		105	°C

- (1) All voltage values are with respect to the network ground terminal unless otherwise noted.

6.4 Thermal Information

THERMAL METRIC ⁽¹⁾		TPS51206	UNIT
		DSQ (WSON)	
		10 PINS	
R _{θJA}	Junction-to-ambient thermal resistance	70.3	°C/W
R _{θJC(top)}	Junction-to-case (top) thermal resistance	46.3	
R _{θJB}	Junction-to-board thermal resistance	33.8	
ψ _{JT}	Junction-to-top characterization parameter	2.9	
ψ _{JB}	Junction-to-board characterization parameter	33.5	
R _{θJC(bot)}	Junction-to-case (bottom) thermal resistance	16.3	

- (1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report ([SPRA953](#)).

6.5 Electrical Characteristics

Over operating free-air temperature range, $V_{DD} = 5\text{ V}$, VLDOIN is connected to VDDQSNS, $V_{S3} = V_{S5} = 5\text{ V}$ (unless otherwise noted)

PARAMETER		TEST CONDITION	MIN	TYP	MAX	UNIT
SUPPLY CURRENT						
$I_{VDD(S0)}$	VDD supply current, in S0	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 5\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$		170		μA
$I_{VDD(S3)}$	VDD supply current, in S3	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$		80		μA
I_{VDDSDN}	VDD shutdown current, in S4 and S5	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VDDQSNS} = 1.8\text{ V}$			1	μA
$I_{VLDOIN(S0)}$	VLDOIN supply current, in S0	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 5\text{ V}$, $V_{LDION} = 1.8\text{ V}$			5	μA
$I_{VLDOIN(S3)}$	VLDOIN supply current, in S3	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{LDION} = 1.8\text{ V}$			5	μA
$I_{VLDOINSDN}$	VLDOIN shutdown current, in S4 and S5	$T_A = 25^\circ\text{C}$, No load, $V_{S3} = V_{S5} = 0\text{ V}$, $V_{LDION} = 1.8\text{ V}$			5	μA
VTTREF OUTPUT						
V_{VTTREF}	Output voltage		$V_{VDDQSNS}/2$			V
$V_{VTTREFTOL}$	Output voltage tolerance to $V_{VDDQSNS}$	$ I_{VTTREF} \leq 10\text{ mA}$, $1.5\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$	49%		51%	
		$ I_{VTTREF} \leq 10\text{ mA}$, $1.2\text{ V} \leq V_{VDDQSNS} < 1.5\text{ V}$	48.75%		51.25%	
		$ I_{VTTREF} \leq 100\text{ }\mu\text{A}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$	49%		51%	
$I_{VTTREFSRC}$	Source current	$V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTTREF} = 0\text{ V}$	10			mA
$I_{VTTREFSNK}$	Sink current	$V_{VDDQSNS} = 0\text{ V}$, $V_{VTTREF} = 1.8\text{ V}$	10			mA
$I_{VTTREFDIS}$	VTTREF Discharge current	$T_A = 25^\circ\text{C}$, $V_{S3} = V_{S5} = 0\text{ V}$, $V_{VTTREF} = 0.5\text{ V}$		1.3		mA
VTT OUTPUT						
V_{VTT}	Output voltage		$V_{VDDQSNS}/2$			V
V_{VTTTOL}	Output voltage tolerance to $V_{VDDQSNS}/2$	$ I_{VTT} \leq 10\text{ mA}$, $1.4\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}$	-20		20	mV
		$ I_{VTT} < 1\text{ A}$, $1.4\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}^{(1)}$	-30		30	
		$ I_{VTT} < 2\text{ A}$, $1.4\text{ V} \leq V_{VDDQSNS} \leq 1.8\text{ V}^{(1)}$	-40		40	
		$ I_{VTT} \leq 10\text{ mA}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.4\text{ V}$	-20		20	
		$ I_{VTT} < 1\text{ A}$, $1.2\text{ V} \leq V_{VDDQSNS} \leq 1.4\text{ V}^{(1)}$	-30		30	
		$ I_{VTT} < 1.5\text{ A}$, $1.2\text{ V} \leq V_{VDDQSNS} < 1.4\text{ V}^{(1)}$	-40		40	
$I_{VTTCLSRC}$	Source current limit	$V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTT} = V_{VTTNS} = 0.7\text{ V}$	2			A
$I_{VTTCLSNK}$	Sink current limit	$V_{VDDQSNS} = 1.8\text{ V}$, $V_{VTT} = V_{VTTNS} = 1.1\text{ V}$	2			A
I_{VTTLK}	Leakage current	$T_A = 25^\circ\text{C}$, $V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTT} = V_{VTTREF}$			5	μA
$I_{VTTNSBIAS}$	VTTNS input bias current	$V_{S3} = 5\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTTNS} = V_{VTTREF}$	-0.1		0.1	μA
$I_{VTTNSLK}$	VTTNS leakage current	$V_{S3} = 0\text{ V}$, $V_{S5} = 5\text{ V}$, $V_{VTTNS} = V_{VTTREF}$	-0.1		0.1	μA
I_{VTTDIS}	VTT Discharge current	$T_A = 25^\circ\text{C}$, $V_{S3} = V_{S5} = V_{VDDQSNS} = 0\text{ V}$, $V_{VTT} = 0.5\text{ V}$		7		mA
VDDQ INPUT						
$I_{VDDQSNS}$	VDDQSNS input current	$V_{VDDQSNS} = 1.8\text{ V}$		30		μA
UVLO/LOGIC THRESHOLD						
V_{VDDUV}	VDD UVLO threshold voltage	Wake up	2.67	2.90	3.00	V
		Hysteresis		0.2		
V_{LL}	S3 and S5 low-level voltage				0.5	V
V_{LH}	S3 and S5 high-level voltage		1.8			V
V_{LHYS}	S3 and S5 hysteresis voltage			0.3		V
I_{LHLK}	S3 and S5 input leak current		-1		1	μA
OVER-TEMPERATURE PROTECTION						
T_{OTP}	Over temperature protection	Shutdown temperature ⁽¹⁾		150		$^\circ\text{C}$
		Hysteresis ⁽¹⁾		10		

(1) Ensured by design. Not production tested.

6.6 Typical Characteristics




Figure 1. VDD Supply Current vs. Junction Temperature




Figure 2. VDD Shutdown Current vs. Junction Temperature




Figure 3. VLDOIN Supply Current vs. Junction Temperature




Figure 4. VLDOIN Shutdown Current vs. Junction Temperature




Figure 5. VTTREF Load Regulation (0.9 V)




Figure 6. VTTREF Load Regulation (0.75 V)

Typical Characteristics (continued)




Figure 7. VTTREF Load Regulation (0.675 V)




Figure 8. VTTREF Load Regulation (0.6 V)




Figure 9. VTT Load Regulation (0.9 V)




Figure 10. VTT Load Regulation (0.75 V)




Figure 11. VTT Load Regulation (0.675 V)














Figure 12. VTT Load Regulation (0.6 V)

Typical Characteristics (continued)



Typical Characteristics (continued)




7 Detailed Description

7.1 Overview

The TPS51206 device is a sink or source double data rate (DDR) termination regulator with VTTREF buffered reference output.

7.2 Functional Block Diagram



Copyright © 2016, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 VTT Sink and Source Regulator

The TPS51206 device is a sink or source tracking termination regulator specifically designed for low input voltage, low cost, and low external component count systems where space is a key application parameter. The device integrates a high-performance, low-dropout (LDO) linear regulator (VTT) that has ultimate fast response to track $\frac{1}{2}$ VDDQSNS within 40 mV at all conditions, and its current capability is 2 A for both sink and source directions. A 10- μ F (or greater) ceramic capacitor(s) need to be attached close to the VTT terminal for stable operation. A grade of X5R or better is recommended. To achieve tight regulation with minimum effect of trace resistance, the remote sensing terminal, VTTSNS, should be connected to the positive terminal of the output capacitor(s) as a separate trace from the high current path from the VTT pin.

The device has a dedicated pin, VLDOIN, for VTT power supply to minimize the LDO power dissipation on user application. The minimum VLDOIN voltage is 0.4 V above the $\frac{1}{2}$ VDDQSNS voltage.

7.3.2 VTTREF

The VTTREF pin includes 10 mA of sink or source current capability, and tracks $\frac{1}{2}$ of VDDQSNS with $\pm 1\%$ accuracy. The VTTREF pin can not be open. A 0.22- μ F ceramic capacitor needs to be attached close to the VTTREF terminal for stable operation; X5R or better grade is recommended.

Feature Description (continued)

7.3.3 VDD Undervoltage Lockout Protection

The TPS51206 device input voltage (VDD) includes undervoltage lockout protection (UVLO). When the VDD pin voltage is lower than UVLO threshold voltage, VTT and VTTREF are shut off. This is non-latch protection.

7.3.4 VTT Current Limit

The TPS51206 device has VTT sink and source current limit capability. When the VTT current is higher than 2 A, the current is limited and VTT voltage is out of regulation. When the current is below 2 A, the VTT voltage is in regulation. This is non-latch protection.

7.3.5 Overtemperature Protection

This device features internal temperature monitoring. If the temperature exceeds the threshold value, VTT and VTTREF are shut off. This is a non-latch protection.

7.3.6 Power On and Off Sequence

Figure 23 is the recommended power on and off sequence. During power on, it is allowed to turn on VDD, S3 and S5 first, then turn on VLDOIN and VDDQSNS. During power off, it is allowed to turn off VDD, S3 and S5 first, then turn off VLDOIN and VDDQSNS.




Figure 23. Typical Timing Diagram

7.4 Device Functional Modes

7.4.1 Power State Control

The TPS51206 device has two input pins, S3 and S5, to provide simple control of the power state. [Table 1](#) describes S3 and S5 terminal logic state and corresponding state of VTTREF and VTT outputs. VTT is turn-off and placed to high impedance (High-Z) state in S3. The VTT output is floated and does not sink or source current in this state. When both S5 and S3 pins are LOW, the power state is set to S4 and S5. In S4 and S5 state, all the outputs are turn-off and discharged to GND.

Table 1. S3 and S5 Control Table

STATE	S3	S5	VTTREF	VTT
S0	HI	HI	ON	ON
S3	LO	HI	ON	OFF(High-Z)
S4 and S5	LO	LO	OFF(Discharge)	OFF(Discharge)

8 Application and Implementation

NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


8.1 Application Information

The TPS51206 device is typically used as a sink and source tracking termination regulator which converts a voltage from VTT+0.4 V to 3.5 V

8.2 Typical Applications

8.2.1 VLDOIN = VDDQ Configuration

Figure 24 shows an application diagram for a configuration where VLDOIN and VDDQ are connected.



Copyright © 2016, Texas Instruments Incorporated

Figure 24. VLDOIN = VDDQ Configuration

8.2.1.1 Design Requirements

Table 2. Design Parameters

PARAMETER	EXAMPLE VALUE
Supply Voltage (VDD)	3.3 V or 5 V
VLDOIN = VDDQ	1.5 V
Output Current	±2 A

8.2.1.2 Detailed Design Procedure

Table 3. VLDOIN = VDDQ Configuration Components

REFERENCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μ F, 6.3 V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μ F, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C4	0.22 μ F, 6.3 V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV

8.2.1.2.1 VDD Capacitor

Add a ceramic capacitor, with a value 0.1 μ F (or greater) and X5R grade (or better), placed close to the VDD terminal, to stabilize the bias supply voltage from any parasitic impedance from the power supply rail.

8.2.1.2.2 VLDOIN Capacitor

Depending on the trace impedance between the VLDOIN bulk power supply to the device, a transient increase of source current is supplied mostly by the charge from the VLDOIN input capacitor. Use a 10- μ F (or greater) and X5R grade (or better) ceramic capacitor to supply this transient charge.

8.2.1.2.3 VTTREF Capacitor


Add a ceramic capacitor, with a value 0.22 μ F and X5R grade (or better), placed close to the VTTREF terminal for stable operation.

8.2.1.2.4 VTT Capacitor

For stable operation, a 10- μ F (or greater) and X5R (or better) grade ceramic capacitor(s) need to be attached close to the VTT terminal. This capacitor is recommended to minimize any additional equivalent series resistance (ESR) and/or equivalent series inductance (ESL) of ground trace between the PGND terminal and the VTT capacitor(s).

8.2.1.2.5 VTTSNS Connection

To achieve tight regulation with minimum effect of trace resistance, a remote sensing terminal, the VTTSNS pin should be connected to the positive terminal of the VTT pin output capacitor(s) as a separate trace from the high-current path from VTT. Consider adding a low-pass R-C filter at the VTTSNS pin in case the ESR of the VTT output capacitor(s) is larger than 2 m Ω . The R-C filter time constant should be approximately the same or slightly lower than the time constant of the VTT output capacitance and ESR.


Figure 25. R-C Filter for VTTSNS

8.2.1.2.6 VDDQSNS Connection

VDDQSNS is a reference input of the VTTREF and VTT. Trace should be routed away from noise-generating lines.

8.2.1.3 Application Curves





Figure 26. VTT Load Transient Response (0.75 V)

8.2.2 VLDOIN Separated from VDDQ Configuration

Figure 27 shows an application diagram for a configuration where VLDOIN and VDDQ are separated.



Copyright © 2016, Texas Instruments Incorporated

Figure 27. VLDOIN Separated from VDDQ Configuration

8.2.2.1 Design Requirements

Table 4. Design Parameters



PARAMETER	EXAMPLE VALUE
Supply Voltage (VDD)	3.3 V or 5 V
VLDOIN = VDDQ	1.5 V
Output Current	±2 A

8.2.2.2 Detailed Design Procedure

Table 5. VLDOIN Separated from VDDQ Configuration Components

REFERENCE DESIGNATOR	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C3	10 μ F, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C2	0.1 μ F, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JWK105BJ104MP
C3	10 μ F, 6.3V, X5R, 1608 (0603)	Taiyo Yuden	JMK107BJ106MA
C4	0.22 μ F, 6.3V, X5R, 1005 (0402)	Taiyo Yuden	JMK105BJ224KV

8.2.2.3 Application Curves


Figure 28. Start-Up Waveforms (S3: Low to High)

Figure 29. Shutdown Waveforms (S3 / S5: High to Low)

9 Power Supply Recommendations

TPS51206 device is designed for a sink / source double data rate (DDR) termination regulator with VTTREF buffered reference output. Supply input voltage (VDD) supports 3.3-V rail and 5-V rail; VLDOIN input voltage supports VTT+0.4 V to 3.5 V.


10 Layout

10.1 Layout Guidelines

Consider the following before beginning a TPS51206 device layout design.

- The input bypass capacitor for VLDOIN should be placed as close as possible to the terminal with short and wide connections.
- The output capacitor for VTT should be placed close to the terminals (VTT and PGND) with short and wide connection in order to avoid additional ESR and/or ESL trace inductance.
- VTTSNS should be connected to the positive node of VTT output capacitor(s) as a separate trace from the high current VTT power trace. In addition, VTTSNS trace should be routed away from high current trace, on the separate layer is recommended. This configuration is strongly recommended to avoid additional ESR and/or ESL. If sensing the voltage at the point of the load is required, it is recommended to attach the output capacitor(s) at that point. In addition, it is recommended to minimize any additional ESR and/or ESL of ground trace between the GND pin and the VTT capacitor(s).
- The GND pin (and the negative node of the VTTREF output capacitor) and PGND pins (and the negative node of the VTT output capacitor) should be connected to the internal system ground planes (for better result, use at least two internal ground planes) with multiple vias. Use as many vias as possible to reduce the impedance between GND pin or PGND pin and the system ground plane.
- In order to effectively remove heat from the package, properly prepare the thermal land. Apply solder directly to the package thermal pad. The wide traces of the component and the side copper connected to the thermal land pad help to dissipate heat. Numerous vias 0.33 mm in diameter connected from the thermal land to the internal/solder side ground plane(s) should also be used to help dissipation. Consult the [TPS51206-EVM User's Guide](#) for more detailed layout recommendations.

10.2 Layout Example



UDG-11135

Figure 30. PCB Layout Guideline

10.3 Thermal Considerations

Because the TPS51206 device is a linear regulator, the VTT current flows in both source and sink directions, thereby dissipating power from the device. When the device is sourcing current, the voltage difference between V_{VLDOIN} and V_{VTT} times I_{VTT} (VTT current) current becomes the power dissipation as shown in Equation 1.

$$P_{DISS(src)} = (V_{VLDOIN} - V_{VTT}) \times I_{VTT(src)} \quad (1)$$

In this case, if the VLDOIN pin is connected to an alternative power supply lower than the VDDQ voltage, overall power loss can be reduced. For the sink phase, VTT voltage is applied across the internal LDO regulator, and the power dissipation can be calculated by Equation 2.

$$P_{DISS(snk)} = V_{VTT} \times I_{VTT(snk)} \quad (2)$$

Maximum power dissipation allowed by the package is calculated by Equation 3.

$$P_{PKG} = \frac{T_{J(max)} - T_{A(max)}}{\theta_{JA}}$$

where

- $T_{J(max)}$ is 125°C
- $T_{A(max)}$ is the maximum ambient temperature in the system
- θ_{JA} is the thermal resistance from junction to ambient

(3)

11 Device and Documentation Support

11.1 Device Support

11.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's [Terms of Use](#).

TI E2E™ Online Community *TI's Engineer-to-Engineer (E2E) Community*. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

[SLYZ022](#) — *TI Glossary*.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

PACKAGING INFORMATION

Orderable part number	Status (1)	Material type (2)	Package Pins	Package qty Carrier	RoHS (3)	Lead finish/ Ball material (4)	MSL rating/ Peak reflow (5)	Op temp (°C)	Part marking (6)
TPS51206DSQR	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206
TPS51206DSQR.B	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206
TPS51206DSQRG4	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206
TPS51206DSQRG4.B	Active	Production	WSON (DSQ) 10	3000 LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206
TPS51206DSQT	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAU NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206
TPS51206DSQT.B	Active	Production	WSON (DSQ) 10	250 SMALL T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 105	1206

⁽¹⁾ **Status:** For more details on status, see our [product life cycle](#).

⁽²⁾ **Material type:** When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ **RoHS values:** Yes, No, RoHS Exempt. See the [TI RoHS Statement](#) for additional information and value definition.

⁽⁴⁾ **Lead finish/Ball material:** Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ **MSL rating/Peak reflow:** The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ **Part marking:** There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION


*All dimensions are nominal



Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51206DSQR	WSO	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51206DSQR	WSO	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51206DSQRG4	WSO	DSQ	10	3000	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2
TPS51206DSQT	WSO	DSQ	10	250	180.0	8.4	2.3	2.3	1.15	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51206DSQR	WSN	DSQ	10	3000	210.0	185.0	35.0
TPS51206DSQR	WSN	DSQ	10	3000	213.0	191.0	35.0
TPS51206DSQRG4	WSN	DSQ	10	3000	210.0	185.0	35.0
TPS51206DSQT	WSN	DSQ	10	250	210.0	185.0	35.0



4218906/A 04/2019


NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

DSQ0010A

WSON - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE: 20X



4218906/A 04/2019

NOTES: (continued)


4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

EXAMPLE STENCIL DESIGN

DSQ0010A

WSN - 0.8 mm max height

PLASTIC SMALL OUTLINE - NO LEAD



SOLDER PASTE EXAMPLE
BASED ON 0.125 MM THICK STENCIL
SCALE: 20X

EXPOSED PAD 11
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE

4218906/A 04/2019

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to [TI's Terms of Sale](#) or other applicable terms available either on [ti.com](https://www.ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2025, Texas Instruments Incorporated