

# TPS4816-Q1 100V Low I<sub>Q</sub> Automotive High-Side Switch Controller With Bi-directional IMON, I2t, OV, and Diagnostics

### 1 Features

- AEC-Q100 automotive qualified for grade 1 temperature
- 3.5V to 95V input range (100V absolute maximum)
- Reverse input and output protection down to -60V
- Integrated 12V charge pump
- Low 1µA shutdown current (EN/UVLO = Low)
- Dual gate drive: GATE = 0.5A src/2A sink, G = 100µA src/0.39A sink
- Integrated pre-charge switch driver (INP G) to drive capacitive loads
- Accurate I2t overcurrent protection (IOC) with adjustable circuit breaker timer (I2t)
- Accurate (±5%) and fast (5µs) short-circuit protection
- Accurate analog bi-directional current monitor output (IMON, I DIR): ±2% at 30mV V<sub>SNS</sub>
- NTC based overtemperature sensing (TMP) and monitoring output (ITMPO)
- Fault indication (FLT) during short circuit fault, I2t, charge pump UVLO, OV, overtemperature
- TPS48160-Q1 (I2t enabled), TPS48161-Q1 (I2t disabled)
- Accurate (±2%) and adjustable undervoltage lockout (UVLO) and overvoltage protection (OV)

## 2 Applications

- Power distribution box
- Body control module
- DC/DC converter
- Battery management system

TPS48160-Q1 Application Circuit Driving Back to **Back FETs** 

### 3 Description

TPS4816-Q1 is a family of low  $I_Q$  smart high side drivers with protection and diagnostics. With wide operating voltage range of 3.5V to 95V, (100V absolute-maximum rating) the device is suitable for 12V, 24V, and 48V automotive system designs.

The device has a strong 0.5A peak source and 2A peak sink GATE driver that enables power switching using parallel FETs in high current system designs. Use INP as the gate driver control input. MOSFET slew rate control (ON and OFF) is possible by placing external R-C components.

It also integrates a pre-charge driver (G) with control input (INP G). This features enables designs that must drive large capacitive loads. In shutdown mode, the controller draws a total shutdown current of 1µA at 48V supply input.


The device has accurate bi-directional current sensing (±2%) output (IMON, I DIR) with adjustable I2t based overcurrent and short circuit protection (±5%) using an external R<sub>SNS</sub> resistor and FLT indication. Autoretry and latch-off fault behavior can be configured. The device also has NTC based temperature sensing (TMP) and monitoring output (ITMPO) output for overtemperature detection of external FETs.

TPS4816-Q1 is available in a 23-pin VQFN package.

#### **Package Information**

PART NUMBER	PACKAGE <sup>(1)</sup>	PACKAGE SIZE <sup>(2)</sup>
TPS48160-Q1, TPS48161-Q1	RGE (VQFN, 23)	4mm × 4mm

- For all available packages, see Section 12.
- The package size (length × width) is a nominal value and includes pins, where applicable.



TPS48160-Q1 Application Circuit With Bulk **Capacitor Charging** 



## **Table of Contents**

1 Features	1	8.3 Feature Description	.17
2 Applications	1	8.4 Device Functional Modes	
3 Description	1	9 Application and Implementation	.30
4 Device Comparison		9.1 Application Information	30
5 Pin Configuration and Functions	4	9.2 Typical Application: Driving Capacitve Load	.30
6 Specifications	7	9.3 Power Supply Recommendations	.36
6.1 Absolute Maximum Ratings	7	9.4 Layout	.37
6.2 ESD Ratings	7	10 Device and Documentation Support	.39
6.3 Recommended Operating Conditions	7	10.1 Receiving Notification of Documentation Updates.	.39
6.4 Thermal Information	8	10.2 Support Resources	.39
6.5 Electrical Characteristics	8	10.3 Trademarks	.39
6.6 Switching Characteristics	10	10.4 Electrostatic Discharge Caution	.39
6.7 Typical Characteristics	12	10.5 Glossary	.39
7 Parameter Measurement Information		11 Revision History	39
8 Detailed Description	15	12 Mechanical, Packaging, and Orderable	
8.1 Overview		Information	.39
8.2 Functional Block Diagram	16		



## **4 Device Comparison**

## Table 4-1. Device Comparison

Device Name / Feature	TPS48160-Q1	TPS48161-Q1
I2t protection	Yes	No

Product Folder Links: TPS4816-Q1



## **5 Pin Configuration and Functions**




Figure 5-1. RGE Package, 23-Pin VQFN (Top View)

**Table 5-1. Pin Functions** 

	PIN		TYPE(1)	DESCRIPTION
NAME	TPS48160-Q1	TPS48161-Q1	ITPE	DESCRIPTION
EN/UVLO	1	1	I	EN/UVLO input. A voltage on this pin above $V_{(UVLOR)}$ 1.21V enables normal operation. If EN/UVLO is below $V_{(UVLOF)}$ then GATE drives are turned OFF. Forcing this pin below $V_{(ENF)}$ 0.3V shuts down the device reducing quiescent current to approximately 1µA (typ). Optionally connect to the input supply through a resistive divider to set the undervoltage lockout. When EN/UVLO is left floating an internal pull down of 100nA pulls EN/UVLO low and keeps the device in OFF state.
INP_G	2	2	I	Input signal for external FET control by G.  CMOS compatible input reference to GND that sets the state of G pin.  INP_G has an internal weak pull down of 100nA to GND to keep G pulled to SRC when INP_G is left floating.
INP	3	3	I	Input signal for external FET control by GATE.  CMOS compatible input reference to GND that sets the state of GATE pin.  INP has an internal weak pull down of 100nA to GND to keep GATE pulled to SRC when INP is left floating.
I_DIR	4	4	0	Open drain I_DIR output.  This pin is asserted low by device when current through CS1+ and CS1– flows in reverse direction.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated



### **Table 5-1. Pin Functions (continued)**

	PIN	Idu	PIN					
NAME	TPS48160-Q1	TPS48161-Q1	TYPE <sup>(1)</sup>	DESCRIPTION				
ov	5	5	I	Adjustable overvoltage threshold input.  Connect a resistor ladder from input supply, OV to GND. When the voltage at OV exceeds the overvoltage cut-off threshold then the GATE and G are pulled down to SRC turning OFF the external FETs. When the voltage at OV goes below OV falling threshold then GATE or G gets pulled up to BST, turning ON the external FET.  OV must be connected to GND when not used. When OV is left floating an internal pull down of 100nA pulls OV low and keeps GATE or G pulled up to BST.				
FLT	6	6	0	Open drain fault output.  FLT goes low during charge pump UVLO, Main or pre-charge FET SCP, I2t timer trigger, OV.  This pin asserts low after the voltage on the I2t pin has reached the fault threshold of 2V. This pin indicates the main FET is about to turn off due to an overload condition. This pin asserts low along with GATE turn off during short-circuit.  The FLT pin does not go to a high impedance state until the overcurrent condition and the auto-retry time expire.				
TMR	7	7	I	Auto-retry or latch timer input after overcurrent fault.  A capacitor across TMR pin to GND sets the times for retry periods. Leave it open for fastest setting.  Connect resistor across C <sub>TMR</sub> from TMR pin to GND for latch-off functionality.				
GND	8	8	G	Connect GND to system ground.				
IMON	9	9	0	Analog bi-directional current monitor output.  This pin sources a scaled down ratio of current through the external current sense resistor R <sub>SNS</sub> . A resistor from this pin to GND converts current proportional to voltage.  If unused, leave floating or can be connected to ground.				
ITMPO	10	10	0	Analog temperature output.  Analog voltage feedback provides a voltage proportional to thermistor temperature.  If unused, leave floating.				
IOC	11	_	I	Overcurrent detection setting.  A resistor across IOC to GND sets the over current comparator threshold. IOC pin can also be driven externally using MCU.				
N.C.		11	_	No connect.				
I2t	12	_	0	I2t timer input. A capacitor across I2t pin to GND sets the times for overcurrent ( $t_{\rm OC}$ ).				
N.C.	_	12	_	No connect.				
G	13	13	0	Gate of external bypass FET.  100µA peak source and 0.39A sink capacity.  Connect to the gate of the external bypass FET.				
BST	14	14	0	High-side bootstrapped supply.  An external capacitor with a minimum value of 0.1µF should be connected between this pin and SRC. Voltage swing on this pin is 12V to (VIN + 12V).				
SRC	15	15	0	Source connection of the external FET.				
				1				

Product Folder Links: TPS4816-Q1



### **Table 5-1. Pin Functions (continued)**

	PIN		TYPE(1)	DECORPORTION	
NAME	TPS48160-Q1	TPS48161-Q1	ITPE	DESCRIPTION	
GATE	16	16	0	High current gate driver pull-up and pull-down.  0.5A peak source and 2A sink capacity.  This pin pulls GATE up to BST and down to SRC. For the fastest tun-on and turn-off, tie this pin directly to the gate of the external high side MOSFET in main path.	
TMP	18	18	I	Temperature input. Analog connection to external NTC thermistor Connect TMP pin directly to VS if this feature is not used	
CS1-	19	19	I	Main path current sense negative input.  Connect a resistor (R <sub>SETR</sub> ) across CS1– to the external current sense resist to set IMON gain in reverse direction.	
CS1+	20	20	I	Main path current sense positive input.  Connect a resistor (RSETF) across CS1+ to the external current sense resistor to set IMON gain in forward direction.  Connect CS1+ and CS1- to VBATT if main FET current sensing is not used.	
ISCP	21	21	1	Short-circuit detection threshold setting. Connect ISCP to DRN if short-circuit protection is not desired.	
VS	22	22	Power	Supply pin of the controller.	
CS2-	23	23	ı	Bypass path current sense negative input.	
DRN	24	24	I	Main path SCP sense negative input.  Connect DRN+ and CS2– together to VBATT after R <sub>SNS</sub> if bypass path is not used.	
GND	Thermal Pad	_	_	Connect exposed thermal pad to GND plane.	

<sup>(1)</sup> I = Input, O = Output, I/O = Input or Output, G = Ground, P = Power.



## **6 Specifications**

### 6.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	MAX	UNIT	
Input pins	VS, CS1+, CS1-, DRN, CS2-, ISCP, TMP to GND	-65	100	V	
Input pins	VS, CS1+, CS1-, DRN, CS2-, ISCP, TMP to SRC	-65	100	V	
Input pins	SRC to GND	-65	100	V	
Input pins	GATE, G, BST to SRC	-0.3	19	V	
Input pins	TMR to GND	-0.3	5.5	V	
Input pins	IOC to GND, TPS48160-Q1 only	-1	5.5	V	
Input pins	EN/UVLO, INP, INP_G; V <sub>(VS)</sub> > 0 V	-1	100	V	
Input pins	EN/UVLO, INP, INP_G; V <sub>(VS)</sub> ≤ 0 V	V <sub>(VS)</sub>	(100 + V <sub>(VS)</sub> )	V	
Input pins	CS1+ to CS1-	-0.3	0.4	V	
Input pins	DRN to CS2-	-5	100	V	
Input pins	OV to GND	-1	20	V	
Output pins	FLT, I_DIR to GND	-1	20	V	
Output pins	IMON to GND	-1	5.5	V	
Output pins	I2t, ITMPO to GND, TPS48160-Q1 only	-1	7.5	V	
Output pins	ITMPO to GND, TPS48161-Q1 only	-1	7.5	V	
Output pins	GATE, G, BST to GND	-65	112	V	
Sink current	I <sub>(FLT)</sub> , I <sub>(I_DIR)</sub>		10	mA	
Sink current	$I_{(CS1+)}$ to $I_{(CS1-)}$ , 1msec ; $I_{(DRN)}$ to $I_{(CS2-)}$ , 1msec		100	mA	
Operating junction temperature, T <sub>j</sub> <sup>(2)</sup>		-40	150	°C	
Storage temperature,	$T_{stg}$	-40	150	°C	

<sup>(1)</sup> Operation outside the Absolute Maximum Ratings may cause permanent device damage. Absolute Maximum Ratings do not imply functional operation of the device at these or any other conditions beyond those listed under Recommended Operating Conditions. If used outside the Recommended Operating Conditions but within the Absolute Maximum Ratings, the device may not be fully functional, and this may affect device reliability, functionality, performance, and shorten the device lifetime.

### 6.2 ESD Ratings

				VALUE	UNIT
		Human body model (HBM), per AEC	Q100-002 <sup>(1)</sup>	±2000	
V <sub>(ESD)</sub> Electrostatic discharge	onarged device model (ODIVI), per	Corner pins ()	±750	V	
		Other pins	±500		

<sup>(1)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

### **6.3 Recommended Operating Conditions**

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
Input pins	VS, CS1+, CS1-, DRN, CS2-, ISCP, TMP to GND	-60	95	V
Input pins	EN/UVLO, INP, INP_G	0	95	V
Input pins	IOC, TMR to GND, , TPS48160-Q1 only	0	5	V
Input pins	TMR to GND, TPS48161-Q1 only	0	5	V
Input pins	OV to GND	0	15	V
Output pins	I2t, IMON, ITMPO to GND, TPS48160-Q1 only	0	5	V
Output pins	IMON, ITMPO to GND, TPS48161-Q1 only	0	5	V

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.

### 6.3 Recommended Operating Conditions (continued)

over operating free-air temperature range (unless otherwise noted)(1)

		MIN	NOM MAX	UNIT
Output pins	FLT, I_DIR to GND	0	15	V
External capacitor	VS, SRC to GND	22		nF
External capacitor	BST to SRC	0.1		μF
External capacitor	I2t to GND	10		nF
External capacitor	TMR to GND	1		nF
Tj	Operating junction temperature <sup>(2)</sup>	-40	150	°C

<sup>(1)</sup> Recommended Operating Conditions are conditions under which the device is intended to be functional. For specifications and test conditions, see Electrical Characteristics.

### **6.4 Thermal Information**

		TPS4816x-Q1	
	THERMAL METRIC <sup>(1)</sup>	RGE (VQFN)	UNIT
		23 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	43	°C/W
R <sub>0</sub> JC(top)	Junction-to-case (top) thermal resistance	38.3	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	20.8	°C/W
$\Psi_{JT}$	Junction-to-top characterization parameter	0.8	°C/W
$\Psi_{JB}$	Junction-to-board characterization parameter	20.7	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

### 6.5 Electrical Characteristics

 $T_J = -40$  °C to +125°C.  $V_{(VS)} = 48$  V,  $V_{(BST-SRC)} = 12$  V,  $V_{(SRC)} = 0$  V

_	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
SUPPLY VOLTA	AGE (VS)					
VS	Operating input voltage		3.5		95	V
V <sub>(S_PORR)</sub>	Input supply POR threshold, rising		2.06	2.6	3.12	V
V <sub>(S_PORF)</sub>	Input supply POR threshold, falling		2	2.5	3.01	V
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN/UVLO)</sub> = 2 V		430	525	μΑ
	Total System Quiescent current, I <sub>(GND)</sub>	V <sub>(EN/UVLO)</sub> = 2 V TPS48161-Q1 Only		370	470	μΑ
I <sub>(SHDN)</sub>	SHDN current, I <sub>(GND)</sub>	V <sub>(SRC)</sub> = 48 V, V <sub>(EN/UVLO)</sub> = 0 V, V <sub>(SRC)</sub> = 0 V		0.9	3.4	μΑ
V <sub>(REV_DRN)</sub>	Input supply reverse polarity protection threshold			1.5		V
I <sub>(REV_VS)</sub>	I <sub>(VS)</sub> leakage current during Reverse Polarity	0 V ≤ V <sub>(VS)</sub> ≤ − 65 V			60	μΑ
I <sub>(REV_SRC)</sub>	I <sub>(SRC)</sub> leakage current during Reverse Polarity	0 V ≤ V <sub>(VS)</sub> ≤ – 65 V			27	μΑ
ENABLE, UNDE	ERVOLTAGE LOCKOUT (EN/UVLO) AND	OVER VOLTAGE PROTECTION INPUT	(OV)			
V <sub>(UVLOR)</sub>	UVLO threshold voltage, rising		1.16	1.2	1.245	V

<sup>(2)</sup> High junction temperatures degrade operating lifetimes. Operating lifetime is de-rated for junction temperatures greater than 125°C.



## **6.5 Electrical Characteristics (continued)**

 $T_J$  = -40 °C to +125°C.  $V_{(VS)}$  = 48 V,  $V_{(BST-SRC)}$  = 12 V,  $V_{(SRC)}$  = 0 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT	
V <sub>(UVLOF)</sub>	UVLO threshold voltage, falling		1.09	1.11	1.16	V	
V <sub>(ENR)</sub>	Enable threshold voltage for low Iq shutdown, rising				1	V	
V <sub>(ENF)</sub>	Enable threshold voltage for low Iq shutdown, falling		0.3			V	
I <sub>(EN/UVLO)</sub>	Enable input leakage current	V <sub>(EN/UVLO)</sub> = 48 V			500	nA	
V <sub>(OVR)</sub>	OV threshold voltage, rising		1.16	1.2	1.245	V	
V <sub>(OVF)</sub>	OV threshold voltage, falling		1.09	1.11	1.16	V	
I <sub>(OV)</sub>	OV leakage current	V <sub>(OV)</sub> = 20 V			500	nA	
CHARGE PUMP	(BST-SRC)						
I <sub>(BST_AM)</sub>	Charge Pump Supply current in active mode	V <sub>(BST - SRC)</sub> = 12 V, V <sub>(EN/UVLO)</sub> = 2 V	300	540	775	μΑ	
W	V <sub>(BST - SRC)</sub> UVLO voltage threshold, rising	V <sub>(EN/UVLO)</sub> = 2 V	7	7.6	8.4	V	
V <sub>(BST UVLO)</sub>	$V_{(BST-SRC)}$ UVLO voltage threshold, falling	V <sub>(EN/UVLO)</sub> = 2 V	6	6.6	7.2	V	
VCP <sub>(AM_LOW)</sub>	Charge Pump Turn ON voltage in active mode	V <sub>(EN/UVLO)</sub> = 2 V	9.5	10.4	12.3	V	
VCP <sub>(AM_HIGH)</sub>	Charge Pump Turnoff voltage in active mode	Turnoff voltage in active $V_{(EN/UVLO)} = 2 V$ 10.42 11.3		11.3	13	V	
VCP <sub>(AM_VS_3V)</sub>	Charge Pump Voltage at $V_{(VS)} = 3 V$ in active mode	V <sub>(EN/UVLO)</sub> = 2 V	9.02	10.3	11.8	V	
I <sub>(SRC)</sub>	SRC pin leakage current	$V_{(EN/UVLO)} = 2 \text{ V}, V_{(INP)} = 0 \text{ V}$		1	1.57	μΑ	
GATE DRIVER O	OUTPUTS (GATE, G)						
I <sub>(GATE)</sub>	Peak Source Current			0.5		Α	
I <sub>(GATE)</sub>	Peak Sink Current			2		Α	
$I_{(G)}$	Gate charge (sourcing) current, on state			100		μΑ	
I <sub>(G)</sub>	G Peak Sink Current			390		mA	
CURRENT SENS	SE AND CURRENT MONITOR (CS1+, CS	1–, IMON, I_DIR)			1		
V <sub>(OS_SET)</sub>	Input referred offset (V <sub>SNS</sub> to V <sub>(IMON)</sub> scaling)		-140		140	μV	
V <sub>(GE_SET)</sub>	Gain error (V <sub>SNS</sub> to V <sub>(IMON)</sub> scaling)		-1		1	%	
V <sub>(IMON_Acc)</sub>	IMON accuracy	V <sub>SNS</sub> = ±6 mV	-5		5	%	
V <sub>(IMON_Acc)</sub>	IMON accuracy	V <sub>SNS</sub> = ±10 mV	<b>-</b> 5		5	%	
V <sub>(IMON_Acc)</sub>	IMON accuracy	V <sub>SNS</sub> = ±15 mV	-2		2	%	
V <sub>(IMON_Acc)</sub>	IMON accuracy	V <sub>SNS</sub> = ±30 mV	-2		2	%	
	(I2t) AND SHORT CIRCUIT PROTECTION	DN (IOC, I2t, ISCP, DRN)					
V <sub>(OCP)</sub>	OCP threshold accuracy	15 mV ≤ V <sub>(OCP)</sub> ≤ 100 mV	-7.5		7.5	%	
I <sup>2</sup> (I2t_Acc)	I <sup>2</sup> current accuracy on I2t pin	15 mV $\leq$ V <sub>(OCP)</sub> $\leq$ 100 mV V <sub>SNS</sub> = V <sub>(OCP)</sub> + 50% of V <sub>(OCP)</sub>	-15		15	%	
I <sup>2</sup> (I2t_Acc)	I <sup>2</sup> current accuracy on I2t pin	15 mV $\leq$ V <sub>(OCP)</sub> $\leq$ 100 mV V <sub>SNS</sub> = V <sub>(OCP)</sub> + 100% of V <sub>(OCP)</sub>	-10		10	%	
I <sup>2</sup> (I2t_Acc)	I <sup>2</sup> current accuracy on I2t pin	15 mV $\leq$ V <sub>(OCP)</sub> $\leq$ 100 mV V <sub>SNS</sub> = V <sub>(OCP)</sub> + 200% of V <sub>(OCP)</sub>	-10		10	%	
V <sub>(I2t_OC)</sub>	I2t pin voltage threshold for overcurrent shutdown		1.93	2	2.09	V	



### **6.5 Electrical Characteristics (continued)**

 $T_J$  = -40 °C to +125°C.  $V_{(VS)}$  = 48 V,  $V_{(BST\,-\,SRC)}$  = 12 V,  $V_{(SRC)}$  = 0 V

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>(I2t_Charge)</sub>	Charging current on I2t pin to V <sub>(I2t_OFFSET)</sub>			5100		μΑ
R <sub>(I2t_Discharge)</sub>	Internal switch discharge resistance			1200		Ω
V <sub>(I2t_OFFSET)</sub>	I2t pin offset voltage		490	500	415	mV
V <sub>(REF_OC)</sub>	IOC pin reference voltage		190	200	205	mV
V <sub>(SCP)</sub>	SCP threshold accuracy	$V_{(SCP)}$ = 10 mV, $R_{(ISCP)}$ = 330 $\Omega$		10		mV
V <sub>(SCP)</sub>	SCP threshold accuracy	$V_{(SCP)} = 20 \text{ mV},$ $R_{(ISCP)} = 732 \Omega$	19	20	21	mV
V <sub>(SCP)</sub>	SCP threshold accuracy	$V_{(SCP)}$ = 100 mV, $R_{(ISCP)}$ = 3.92 k $\Omega$	95	100	105	mV
I <sub>SCP</sub>	SCP Input Bias current		24.4	25	25.2	μA
LOAD WAKEUP	COMPARATOR (CS2-, DRN)				'	
V <sub>(BYPASS_SCP)</sub>	Short-circuit threshold in Bypass path		1.72	2	2.17	V
	LATCH-OFF TIMER (TMR)	1	'			
I <sub>(TMR_SRC_FLT)</sub>	TMR source current		2	2.5	3	μA
I <sub>(TMR SNK)</sub>	TMR sink current		2	2.5	3	μA
V <sub>(TMR_HIGH)</sub>	Voltage at TMR pin for AR counter rising threshold		1.04	1.23	1.42	V
V <sub>(TMR_LOW)</sub>	Voltage at TMR pin for AR counter falling threshold		0.15	0.25	0.39	V
N <sub>(A-R Count)</sub>				32		
	MONITOR (CS1–, TMP, ITMPO)		<u> </u>			
V <sub>(REF_TMP)</sub>	Temperature amplifier internal reference voltage		475	500	525	mV
V <sub>(ITMPO)</sub>	Temperature monitor output voltage at $150^{\circ}\text{C}$ R <sub>(NTC)</sub> = $10 \text{ k}\Omega$ at $25^{\circ}\text{C}$	$R_{(TMP)}$ = 330 Ω, $R_{(NTC)}$ = 309 Ω at 150°C, $R_{(ITMPO)}$ = 2.55 kΩ	-6		6.64	%
V <sub>(ITMPO)</sub>	Temperature monitor output voltage at $150^{\circ}\text{C}$ $R_{(NTC)} = 47 \text{ k}\Omega$ at $25^{\circ}\text{C}$	$R_{(TMP)}$ = 1 kΩ, $R_{(NTC)}$ = 520 Ω at 150°C, $R_{(ITMPO)}$ = 6.19 kΩ	-6		6.67	%
I <sub>(TMP)</sub>	TMP leakage current				100	nA
V <sub>(TMP_OT)</sub>	Over temperature threshold		1.9	2	2.06	V
	S (INP, INP_G, IPM), & FAULT FLAG (F	<del>-LT</del> )	-			
$R_{(\overline{FLT})}$ , $R_{(I\_DIR)}$	FLT, I_DIR Pull-down resistance			70		Ω
I <sub>(FLT)</sub> , I <sub>(I_DIR)</sub>	FLT, I_DIR leakage current	$0 \text{ V} \le V_{(FLT)} \le 20 \text{ V},$ $0 \text{ V} \le V_{(I\_DIR)} \le 20 \text{ V}$			400	nA
V <sub>(INP_H)</sub> , V <sub>(INP_H)</sub>					2	V
V <sub>(INP_L)</sub> , V <sub>(INP_G_L)</sub>			0.72			V
V <sub>(INP_Hys)</sub> , V <sub>(INP_G_</sub> Hys)	- INP, INP_G Hysteresis			400		mV
I <sub>(INP),</sub> I <sub>(INP_G)</sub>	INP, INP_G leakage current				200	nA

### **6.6 Switching Characteristics**

 $T_J$  = -40 °C to +125°C.  $V_{(VS)}$  = 48 V,  $V_{(BST-SRC)}$  = 12 V,  $V_{(SRC)}$  = 0 V

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>GATE(INP_H)</sub>	INP Turn ON propogation Delay	INP $\uparrow$ to GATE $\uparrow$ , $C_{L(GATE)} = 47 \text{ nF}$		1.2	2.5	μs

Product Folder Links: TPS4816-Q1




## **6.6 Switching Characteristics (continued)**

 $T_{J}$  = -40 °C to +125°C.  $V_{(VS)}$  = 48 V,  $V_{(BST\,-\,SRC)}$  = 12 V,  $V_{(SRC)}$  = 0 V


PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>GATE(INP_L)</sub>	INP Turn OFF propogation Delay	INP ↓ to GATE ↓, C <sub>L(GATE)</sub> = 47 nF		0.35	1.5	μs
t <sub>G(INP_G_H)</sub>	INP_G Turn ON propogation Delay	INP_G $\uparrow$ to G $\uparrow$ , $C_{L(G)} = 1 \text{ nF}$		10	15	μs
t <sub>GATE(INP_G_L)</sub>	INP_G Turn OFF propogation Delay	INP_G $\downarrow$ to G $\downarrow$ , C <sub>L(G)</sub> = 1 nF		1	2.5	μs
t <sub>GATE(EN_OFF)</sub>	EN Turn OFF Propogation Delay	EN $\downarrow$ to GATE $\downarrow$ , $C_{L(GATE)} = 47 \text{ nF}$ , INP = High		3.1	4.5	μs
t <sub>GATE(UVLO_OFF)</sub>	UVLO Turn OFF Propogation Delay	UVLO $\downarrow$ to GATE $\downarrow$ , $C_{L(GATE)} = 47 \text{ nF}$ , INP = High		4	6.5	μs
t <sub>GATE(OV_OFF)</sub>	OV Turn OFF Propogation Delay	OV $\downarrow$ to GATE $\downarrow$ , $C_{L(GATE)} = 47 \text{ nF}$		4	6.5	μs
t <sub>GATE</sub> (UVLO_ON)	UVLO to GATE Turn ON Propogation Delay with CBT pre-biased > VPORF and INP kept high	EN/UVLO $\uparrow$ to GATE $\uparrow$ , $C_{L(GATE)}$ = 47 nF, INP = High,		8.5	25	μs
t <sub>GATE(VS_OFF)</sub>	GATE Turn OFF Propogation Delay with VS falling < VPORF and INP, EN/ UVLO kept high	VS $\downarrow$ (cross VPORF) to GATE $\downarrow$ , $C_{L(GATE)} = 47 \text{ nF}$ , INP = EN/UVLO = 2V		25	40	μs
t <sub>SC</sub>	Short Circuit Protection propogation Delay in Active Mode	$V_{(CS1+-CS1-)} \uparrow V_{(SCP)}$ to GATE $\downarrow$ , $C_{L(GATE)} = 47 \text{ nF}$		3.9	5	μs
t <sub>BYPASS_SC</sub>	Short Circuit Protection propogation Delay in Bypass path (Powerup into short with INP_G = High)	$V_{(DRN-CS2-)} \uparrow V_{(BYPASS\_SCP)}$ to G $\downarrow$ , $C_{L(G)} = 1 \text{ nF},$ $V_{(INP\_G)} = 2 \text{ V}$		3.1	4.5	μs
t <sub>GATE(FLT_ASSERT)</sub>	FLT assertion delay during short circuit	$V_{(CS1+-CS1-)}\uparrow V_{(SCP)}$ to $\overline{FLT}$ $\downarrow$		15	21	μs
t <sub>GATE(FLT_DE_ASSER</sub> T)	FLT de-assertion delay during short circuit	$V_{(CS1+-CS1-)} \downarrow V_{(SCP)}$ to FLT $\uparrow$		3.8		μs
t <sub>GATE(FLT_ASSERT_B</sub> STUVLO)	FLT assertion delay during GATE Drive UVLO	$V_{(GATE-SRC)} \downarrow V_{(BSTUVLOR)}$ to $\overline{FLT} \downarrow$		30		μs
t <sub>GATE(FLT_DE_ASSER</sub> T_BSTUVLO)	FLT de-assertion delay during GATE Drive UVLO	$V_{(GATE-SRC)} \uparrow V_{(BSTUVLOR)}$ to $\overline{FLT} \uparrow$		15		μs
t(IDIR_DELAY)	Delay for current direction indication on I_DIR pin	$V_{(SNS)}\uparrow or \downarrow to V_{(I\_DIR)}\uparrow or \downarrow$		6.5	10	μs


### 6.7 Typical Characteristics





## **7 Parameter Measurement Information**










Figure 7-2. Timing Waveforms



### 8 Detailed Description

### 8.1 Overview

TPS4816-Q1 is a family of low IQ smart high side drivers with protection and diagnostics. The TPS4816-Q1 has wide operating voltage range of 3.5-V to 95-V, 100-V absmax the device is suitable for 12 V, 24 V and 48 V automotive system designs.

TPS4816-Q1 has two integrated gate drives with 0.5-A peak source/ 2-A sink gate driver to drive FETs in main path and 100-µA src/0.39-A sink capacity for the bypass or pre-charge path. The strong gate drive (GATE) enables power switching using parallel FETs in high current system designs where INP pin can be used as the GATE control input.

The TPS4816-Q1 integrates a pre-charge driver (G) with control input (INP\_G). This feature enables system designs that need to drive large capacitive loads by pre-charging first and then turning ON the main power FETs.

The device has accurate current sensing (±2 % at 30-mV VSNS) output (IMON) and bi-directional current indication output (I\_DIR) enabling systems for energy management. The device has integrated accurate and adjustable I2t based overcurrent and short circuit protection (±5 %) by using an external R<sub>SNS</sub> resistor. Auto-retry and latch-off fault behavior can be configured.

TPS4816-Q1 indicate fault on open drain FLT output during overcurrent, short circuit, charge pump under voltage and input overvoltage conditions.


TPS4816-Q1 has integrated reverse polarity protection down to –65 V and do not need any external components to protect the ICs during an input reverse polarity fault.

The device features NTC based temperature sensing (TMP) and monitor output (ITMPO) output to sense overtemperature of external FETs enabling robust thermal system designs.

The TPS4816-Q1 is available in a 23-pin QFN package.



## 8.2 Functional Block Diagram





### 8.3 Feature Description

#### 8.3.1 Charge Pump and Gate Driver output (VS, GATE, BST, SRC)




Figure 8-1. Gate Driver

Figure 8-1 shows a simplified diagram of the charge pump and gate driver circuit implementation. The device houses a strong 0.5-A/2-A peak source/sink gate driver (GATE) for main FETs Q1, Q2 and 100-µA/0.39-A peak source/sink current gate driver (G) for bypass FET Q3. The strong gate drivers enable paralleling of FETs in high power system designs ensuring minimum transition time in saturation region. A 12-V in active mode, 600-µA charge pump is derived from VS terminal and charges the external boot-strap capacitor, CBST that is placed across the gate driver (BST and SRC).

VS is the supply pin to the controller. With VS applied and EN/UVLO pulled high, the charge pump turns ON and charges the C<sub>BST</sub> capacitor. After the voltage across C<sub>BST</sub> crosses V<sub>(BST UVLOR)</sub>, the GATE driver section is activated. The device has a 1-V (typical) UVLO hysteresis to ensure chattering less performance during initial GATE turn ON. Choose CBST based on the external FET QG and allowed dip during FET turn ON. In active mode, the charge pump remains enabled until the BST to SRC voltage reaches VCP(HIGH AM), typically, at which point the charge pump is disabled decreasing the current draw on the VS pin. The charge pump remains disabled until the BST to SRC voltage discharges to VCP(LOW AM) typically at which point the charge pump is enabled.

The voltage between BST and SRC continue to charge and discharge between VCP(HIGH AM) and VCP(LOW AM) in active mode as shown in the below figure:




Figure 8-2. Charge Pump Operation

### 8.3.2 Capacitive Load Driving

Certain end equipment like automotive power distribution unit and zonal controller power different loads including other ECUs. These ECUs can have large input capacitances. If power to the ECUs is switched on in uncontrolled way, large inrush currents can occur and potentially damaging the power FETs.

To limit the inrush current during capacitive load switching, the following system design techniques can be used with TPS4816-Q1 device.

### 8.3.2.1 Using Bypass FET (G drive) for Load Capacitor Charging

In high-current applications where several FETs are connected in parallel, the gate slew rate control for the main FETs is not recommended due to unequal distribution of inrush currents among the FETs resulting in over sizing of the FETs.

The TPS4816-Q1 integrates gate driver (G) with a dedicated control input (INP\_G) and bypass comparator between DRN and CS2– pins. This feature can be used to drive a separate low power bypass FET and precharge the capacitive load with inrush current limiting. Figure shows the low power bypass FET implementation for capacitive load charging using TPS4816-Q1. An external capacitor  $C_g$  reduces the gate turn ON slew rate and controls the inrush current.




Figure 8-3. Capacitor Charging Using Gate (G) Slew Rate Control of Low power Bypass FET

During power-up with EN/UVLO pulled high and INP\_G pulled high, the device turns ON bypass FET (G) by pulling G high with 100- $\mu$ A of source current and the main FETs (GATE) can be kept OFF with INP pulled low. When output capacitor charging is complete then main FETs (GATE) can be turned by pulling INP high and bypass FET (G) can be turned OFF by pulling INP\_G low. When INP\_G = High , TPS4816-Q1 senses the voltage across DRN and CS2— which is compared with  $V_{(BYPASS\_SCP)}$  threshold (2-V typical) to detect output short to ground fault in bypass path.

### 8.3.2.2 Using Main FET's (GATE drive) Gate Slew Rate Control

In the applications where low power bypass path is not used, the cap charging can be done using main FET GATE drive control.

For limiting inrush current during turn-ON of the main FET with capacitive loads, use  $R_1$ ,  $R_2$ ,  $C_1$ ,  $D_2$  as shown in Figure 8-4. The  $R_1$  and  $C_1$  components slow down the voltage ramp rate at the gate of main FET. The FET source follows the gate voltage resulting in a controlled voltage ramp across the output capacitors.

Use a damping resistor R<sub>2</sub> (~ 10 Ω) in series with C<sub>1</sub>. D<sub>2</sub> ensures fast turn OFF of GATE drive by bypassing R<sub>1</sub>.




Figure 8-4. Inrush Current limiting in Main Path

#### 8.3.3 Overcurrent and Short-Circuit Protection

TPS4816-Q1 features integrated accurate I2t functionality for the implementation of a robust and flexible overcurrent protection mechanism. This I2t functionality features an intelligent circuit breaking aimed at protecting PCB traces, connectors and wire harness from overheating, with no impact on load transients like inrush currents and bulk capacitor charging.

The device also features accurate and configurable short-circuit protection threshold ( $I_{SC}$ ) with fixed response time ( $I_{SC}$  = 5 us max).

Figure 8-5 shows the overall current-time characteristics.

- Configurable I2t based overcurrent protection (I<sub>OC</sub>) threshold and adjustable response time (t<sub>OC</sub> and t<sub>OC</sub> <sub>MIN</sub>)
- Adjustable short-circuit threshold (I<sub>SC</sub>) with internally fixed fast response (t<sub>SC</sub>)




Figure 8-5. Configurable Current vs Time characteristics curve for TPS4816-Q1



#### 8.3.3.1 I2t Based Overcurrent Protection

The I<sup>2</sup>t profile for TPS4816-Q1 is set by two parameters which are I<sup>2</sup>t start overcurrent threshold, I<sub>OC</sub> and I<sup>2</sup>t ampere squared second factor (melting point or breaking point). The overcurrent protection time  $t_{OC}$  is determined based on set I<sup>2</sup>t factor when load current is higher than set I<sub>OC</sub> threshold.

### Setting I<sup>2</sup>t Protection Starting Threshold, R<sub>IOC</sub>

The  $I^2$ t protection starting threshold  $I_{OC}$  is set using an external resistor  $R_{IOC}$  across IOC and GND pins.

Use Equation 1 to calculate the required R<sub>IOC</sub> value:

$$R_{IOC}\left(\Omega\right) = \frac{V(REF_{OC})}{K \times (I_{OC})^2} \tag{1}$$

Where.

V<sub>(REF OC)</sub> is internal reference voltage of 200mV.

I<sub>OC</sub> is the overcurrent level.

The scaling factor, K can be calculated by Equation 2:

Scaling factor 
$$\left(K\right) = \frac{\left(0.1 \times \frac{R_{SNS}}{R_{SET}}\right)^2}{I_{BIAS}}$$
 (2)

Where,

I<sub>BIAS</sub> is internal reference current of 5µA.

R<sub>SFT</sub> is the resistor connected across CS1+ and input battery supply.

 $R_{SNS}$  is the current sense resistor.

### Setting I<sup>2</sup>t Profile, C<sub>I2t</sub>

The device senses the voltage across the external current sense resistor ( $R_{SNS}$ ) through CS1+ and CS1–. When sensed voltage across  $R_{SNS}$  exceeds  $I_{OC}$  threshold set by  $R_{IOC}$  resistor,  $C_{I2t}$  capacitor starts charging with current proportional to  $I_{LOAD}$   $^2$  –  $I_{OC}$   $^2$  current.

Use Equation 3 to calculate the required  $C_{l2t}$  value.

$$C_{I2t}\left(F\right) = \frac{K \times t_{OC\_MIN}}{V_{(I2t\_OC)} - V_{(I2t\_OFFSET)}} \times \left[I_{OC\_MAX}^2 - I_{OC}^2\right]$$
(3)

Where,

 $V_{(I2t OC)}$  is  $I^2$ t trip threshold voltage of 2V (typ).

 $V_{(I2t\ OFFSET)}$  is offset voltage of 500mV (typ) on I2t pin during normal operation.

 $t_{OC\ MIN}$  is the desired overcurrent response time at maximum overcurrent threshold  $l_{OC\ MAX}$ .

#### Note

The maximum overcurrent limit ( $I_{OC\ MAX}$ ) can 5% to 10% below short-circuit protection threshold ( $I_{SC}$ ).

The I2T factor can be calculated based on  $t_{OC\_MIN}$ , set IOC threshold and maximum overcurrent limit ( $l_{OC\_MAX}$ ) using Equation 4:

$$I2T Factor = \left(I_{OC MAX}^2 - I_{OC}^2\right) \times t_{OC MIN}$$
(4)

#### 8.3.3.1.1 I2t based Overcurrent Protection with Auto-Retry

The  $C_{l2t}$  programs the over current protection delay ( $t_{OC\_MIN}$ ) and  $C_{TMR}$  programs auto-retry time ( $t_{RETRY}$ ). Once the voltage across CS1+ and CS1– exceeds the set point ( $V_{(OCP)}$ ), the  $C_{l2t}$  capacitor starts charging with current proportional to  $I_{LOAD}$  <sup>2</sup> -  $I_{OC}$  <sup>2</sup> current.

After  $C_{l2t}$  charges to  $V_{(l2t\_OC)}$ , GATE pulls low to SRC turning OFF the main FET and  $\overline{FLT}$  assets low as same time. Post this event, the auto-retry behavior starts. The  $C_{TMR}$  starts charging with 2.5-uA pullup current till voltage reaches  $V_{(TMR\ HIGH)}$  level. After this level, capacitor starts discharging with 2.5-uA pulldown current.

After the voltage reaches  $V_{(TMR\_LOW)}$  level, the capacitor starts charging again with 2.5-uA pullup. After 32 charging-discharging cycles of  $C_{TMR}$  the FET turns ON back and  $\overline{FLT}$  de-asserts after de-assertion delay.




Figure 8-6. I2t based Overcurrent Protection With Auto-Retry



#### 8.3.3.1.2 I2t based Overcurrent Protection with Latch-Off

Connect 100-k $\Omega$  resistor across TMR pin to GND for latch-off configuration.

Latch is reset on falling edge of INP or INP\_G going low or EN/UVLO (below  $V_{(ENF)}$ ) or power cycle VS below  $V_{(VS\_PORF)}$ . At low edge, the timer counter is reset and  $C_{TMR}$  is discharged. GATE pulls up to BST when INP is pulled high.




Figure 8-7. I2t based Overcurrent Protection With Latch-Off

#### 8.3.3.2 Short-Circuit Protection

The short-circuit current threshold ( $I_{SC}$ ) can be set  $R_{ISCP}$  resistor. Use Equation 5 to calculate the required  $R_{ISCP}$  value.

$$R_{ISCP}\left(k\Omega\right) = \frac{I_{SC} \times R_{SNS} - 1.8}{I_{SCP}}$$
 (5)

where

I<sub>SC</sub> is the short-circuit current threshold in Ampere.

R<sub>SNS</sub> is external current sense resistor in miliohms.

I<sub>SCP</sub> is the internal reference current of 25µA.

When the load current exceeds the  $I_{SC}$  threshold then, GATE pulls low to SRC within 5 $\mu$ s (max) in TPS4816-Q1, protecting the main path FETs and  $\overline{FLT}$  asserts low at the same time. Subsequent to this event, the charge and discharge cycles of  $C_{TMR}$  starts similar to the behavior post FET OFF event in the overcurrent protection scheme.

Latch-off can also achieved in the similar way as explained in the overcurrent protection scheme.

### 8.3.4 Analog Current Monitor Output (IMON)

TPS4816-Q1 features an accurate analog load current monitor output (IMON) with adjustable gain (ON in active mode and load wakeup only). The current source at IMON terminal is configured to be proportional to the current

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

flowing through the  $R_{SNS}$  current sense resistor. This current can be converted to a voltage using a resistor  $R_{IMON}$  from IMON terminal to GND pins.

This voltage, computed using following equation, can be used as a means of monitoring current flow through the system.

Use Equation 6 to calculate the V<sub>(IMON)</sub> for TPS48160-Q1 variant with I<sup>2</sup>t enabled.

$$V_{(IMON)} = \left(V_{SNS} + V_{(VOS\_SET)}\right) \times \frac{0.9 \times R_{IMON}}{R_{SET}}$$
 (6)

Use Equation 7 to calculate the  $V_{(IMON)}$  for TPS48161-Q1 variant with  $I^2t$  disabled.

$$V_{(IMON)} = \left(V_{SNS} + V_{(VOS\_SET)}\right) \times \frac{R_{IMON}}{R_{SET}}$$
(7)

Where,

 $V_{SNS} = I_{LOAD} \times R_{SNS}$ 

 $V_{(OS\ SET)}$  is the input referred offset (±140 $\mu$ V) of the current sense amplifier ( $V_{SNS}$  to  $V_{(IMON)}$  scaling),

0.9 is the current mirror factor between the current sense amplifier and the IMON pass FET.

The maximum voltage range for monitoring the current  $(V_{(IMONmax)})$  is limited to minimum( $[V_{(VS)} - 0.5V]$ , 5.5V)

to ensure linear output. This puts limitation on maximum value of  $R_{\text{IMON}}$  resistor. The IMON pin has an internal clamp of 6.5V (typical).

Accuracy of the current mirror factor is  $<\pm1\%$ . Use the following equation to calculate the overall accuracy of  $V_{(IMON)}$ .

$$\% V_{\text{(IMON)}} = \frac{V_{\text{(OS\_SET)}}}{V_{\text{SNS}}} \times 100$$
 (8)

TPS4816-Q1 features bi-directional current sensing (across CS1+ and CS1-) and monitoring using IMON output to get magnitude of scaled voltage across  $R_{SNS}$  ( $V_{SNS}$ ) and open drain I\_DIR output pin indicating direction of current.

I\_DIR output is pulled high if current is flowing in forward direction whereas I\_DIR is pulled low for reverse current as shown in below figure.






Figure 8-8. TPS4816-Q1 Bi-directional Current Monitoring Timing Diagram

### 8.3.5 NTC based Temperature Sensing (TMP) and Analog Monitor Output (ITMPO)

TPS4816-Q1 features an integrated temperature monitoring amplifier (ON in active mode only). This temperature monitoring function is implemented with a differential amplifier with input pin as TMP and output pin as ITMPO.

The analog output voltage,  $V_{\text{ITMPO}}$  represents the temperature sensed by  $R_{\text{NTC}}$  which can be directly read on pin ITMPO (Temperature monitoring output) by microcontroller.

V<sub>ITMPO</sub> can be calculated based on following equation:

$$V_{\rm ITMPO} = \left(V_{\rm REF\_TMP} + V_{\rm TMP\_OFFSET}\right) \times \frac{R_{\rm ITMPO}}{\left(R_{\rm NTC} + R_{\rm TMP}\right)} \tag{9}$$

where,

V<sub>REF TMP</sub> is 500mV (typical)

V<sub>TMP OFFSET</sub> is ±5mV

 $R_{TMP}$  is 330 $\Omega$  for 10k NTC at 25°C

 $R_{TMP}$  is  $1k\Omega$  for 47k NTC at 25°C

TPS4816-Q1 has integrated comparator on ITMPO pin to detect external main FET overtemperature fault. When voltage on ITMPO exceeds above  $V_{(TMP\_OT)}$  (2V typ) threshold then main FET (GATE) turns off, device goes into latch-off and  $\overline{FLT}$  asserts low. Latch is reset on falling edge of INP or  $\overline{LPM}$  going low or EN/UVLO (below  $V_{(ENF)}$ ) or power cycle VS below  $V_{(VS\_PORF)}$ .

External FET overtemperature threshold can be programmed based on following equation:

$$V_{(TMP\_OT)} = \left(V_{REF\_TMP} + V_{TMP\_OFFSET}\right) \times \frac{R_{ITMPO} + R_{INT}}{\left(R_{NTC} + R_{TMP}\right)}$$
(10)

Where,

R<sub>ITMPO</sub> is resistor in ohm on ITMPO pin.

V<sub>(TMP OT)</sub> is fixed external FET overtemperature threshold of 2V (typical).

 $R_{INT}$  is internal resistor with 200 $\Omega$  (typical) and 90/340 $\Omega$  min/max value.

 $R_{NTC}$  is the NTC thermistor resistance which varies with the temperature and  $R_{TMP}$  is a normal resistor used to linearize the thermistor behavior with respect to temperature, positioned as per Figure 8-9:




Figure 8-9. NTC based Temperature sensing and monitoring output

#### 8.3.6 Fault Indication and Diagnosis (FLT)

The TPS4816-Q1 feature integrated charge pump UVLO feature. The voltage across BST-SRC is internally monitored. If the voltage is  $< V_{(BST\_UVLO)}$  then  $\overline{FLT}$  is asserted low. Both the GATE and G gate drives also get disabled in this condition turning OFF main and bypass FETs.  $\overline{FLT}$  gets de-asserted and gate drivers get enabled when BST to SRC voltage rises above  $V_{(BST\_UVLO)}$ .

FLT assets low in TPS4816-Q1 when short-circuit or I2t based overcurrent or charge pump UVLO or input overvoltage is detected.

### 8.3.7 Reverse Polarity Protection

The TPS4816-Q1 devices features integrated reverse polarity protection to protect the device from failing during input and output reverse polarity faults. Reverse polarity faults occur during installation and maintenance of the end equipment's. The device is tolerant to reverse polarity voltages down to –65 V both on input and on the output.

TPS4816-Q1 uses DRN pin for sensing input reverse polarity fault event. If DRN pin voltage goes below  $V_{(REV\ DRN)}$  = 1.5V (irrespective of VS voltage) then gate drive is turned off.

On the output side, the device can see transient negative voltages during regular operation due to output cable harness inductance kickbacks when the switches are turned OFF. In such systems the output negative voltage level is limited by the output side TVS or a diode

#### 8.3.8 Undervoltage (UVLO) and Overvoltage (OV) Protection

TPS4816-Q1 features an accurate undervoltage protection (< ±2 %) using EN/UVLO pin. When EN/UVLO pin voltage goes below 1.2V(typ), then GATE and G goes low.

TPS4816-Q1 features an accurate overvoltage protection ( $< \pm 2$  %) using OV pin. When OV pin voltage goes above 1.2V(typ), then GATE and G goes low.






Figure 8-10. Programming Overvoltage and Undervoltage Protection Threshold

### 8.3.9 TPS48161-Q1 as a Simple Gate Driver

Figure 8-11 shows application schematics of TPS48161-Q1 as a simple gate driver in load disconnect switch (single FET) or back-to-back FETs driving topologies. The protection features like I2T overcurrent, short-circuit and overtemperature protection are disabled.




Figure 8-11. TPS48161-Q1 Application schematic as simple gate driver

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

#### 8.4 Device Functional Modes

#### 8.4.1 Power Down

If applied VS voltage is below  $V_{(VS\_PORF)}$  then the device is in disabled state. In this mode, the charge pump and all the protection features are disabled. Both the gate drive outputs (GATE and G) are low.

#### 8.4.2 Shutdown Mode

With VS >  $V_{(VS\_PORR)}$  and EN/UVLO pulled <  $V_{(ENF)}$ , the device transitions to low  $I_Q$  shutdown mode. In this mode, the charge pump and all the protection features are disabled. Both the gate drive outputs (GATE and G) are low. The device consumes low  $I_Q$  of  $1\mu A$  (typical) in this mode.

Drive EN/UVLO pin high to transition from shutdown to active mode.

### 8.4.3 Active Mode (AM)

In this mode, charge pump, gate drivers and all protections are enabled. The main FET (GATE drive) can be tuned ON or OFF by driving INP high or low respectively and bypass FET (G drive) can be tuned ON or OFF by driving INP\_G high or low respectively

The device exits active mode and enters shutdown mode when EN/UVLO is pulled low.

Protections available in active state are:

- Input UVLO: Main FET (GATE drive) is turned OFF when voltage on EN/UVLO falls below V<sub>(UVLOF)</sub>.
- Input Overvoltage (OV) protection: GATE drives are turned OFF when voltage on OV pin voltage exceeds
   V<sub>(OVR)</sub> and FLT asserts low.
- Charge pump UVLO: Main FET (GATE drive) is turned OFF when voltage between BST to SRC falls below
   V<sub>(BST\_UVLOE)</sub> and FLT asserts low.
- Main path I<sup>2</sup>t protection: Main FET (GATE drive) is turned OFF when voltage across CS1+ and CS1–
  remains above I<sup>2</sup>t start threshold (V<sub>(OCP)</sub>) for time set by the I<sup>2</sup>t factor based on C<sub>I2t</sub>. The device goes in
  auto-retry or latch-off based on the selected configuration and FLT asserts low.
- Main path Short-circuit protection: Main FET (GATE drive) is turned OFF when voltage across CS1+ and
  CS1- exceeds the set short-circuit threshold (V<sub>(SCP)</sub>). The device goes in auto-retry or latch-off based on the
  selected configuration and FLT asserts low.



## 9 Application and Implementation

#### **Note**

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

### 9.1 Application Information

### 9.2 Typical Application: Driving Capacitve Load




Figure 9-1. Driving Capacitve Load with TPS4816-Q1

### 9.2.1 Design Requirements

Table 9-1. Design Parameters

PARAMETER	VALUE
Typical input voltage, V <sub>BATT_MIN</sub> to V <sub>BATT_MAX</sub>	36V to 60V
Undervoltage lockout set point, V <sub>INUVLO</sub>	24V
Overvoltage set point, V <sub>INOV</sub>	60V
Maximum load current, I <sub>OUT</sub>	35A
I <sup>2</sup> t Start threshold, I <sub>OC</sub>	40A
I <sup>2</sup> t Protection threshold	3000A <sup>2</sup> s
Maximum overcurrent threshold, I <sub>OC_MAX</sub>	120A
Short-circuit protection threshold, $I_{SC}$	130A
Fault response	Auto-retry
Auto-retry time	1000ms

Submit Document Feedback



Table 9-1. Design Parameters (continued)

PARAMETER	VALUE
Output bulk capacitor, C <sub>OUT</sub>	1mF
C <sub>OUT</sub> charging time, T <sub>charge</sub>	40ms

#### 9.2.2 Detailed Design Procedure

### Selection of Current Sense Resistor, R<sub>SNS</sub>

The recommended range of the  $I^2$ t based overcurrent protection threshold voltage,  $V_{(SNS\_OCP)}$ , extends from 6mV to 200mV. Values near the low threshold of 6mV can be affected by the system noise. Values near the upper threshold of 200mV can cause high power dissipation in the current sense resistor. To minimize both the concerns, 20mV is selected as the  $I^2$ t protection start threshold voltage. The current sense resistor,  $R_{SNS}$  can be calculated using following equation:

$$R_{SNS} = \frac{V_{(SNS\_OCP)}}{I_{OC}} \tag{11}$$

For 40A ( $I_{OC}$ ) of  $I^2t$  protection start threshold,  $R_{SNS}$  is calculated to be 0.5m $\Omega$ ,

Two of  $1m\Omega$ , 1% sense resistor can be used in parallel.

#### Selection of IMON Scaling Resistor, R<sub>SET</sub>

 $R_{SET}$  is the resistor connected between VS or input supply and CS1+ pins. This resistor scales the  $I^2t$  based overcurrent protection threshold voltage and coordinates with  $R_{IOC}$ , charging current on  $C_{I2t}$  and  $R_{IMON}$  to determine the  $I^2t$  profile and current monitoring output.

The maximum current on  $I^2$ t pin can be calculated based on short-circuit protection ( $I_{SC}$ ) threshold based on following equation:

$$I_{12t\_MAX}(\mu A) = K \times I_{SC}^{2}$$
(12)

where scaling factor, K can be calculate based on below equation:

Scaling factor 
$$\left(K\right) = \frac{\left(0.1 \times \frac{R_{SNS}}{R_{SET}}\right)^2}{I_{BIAS}}$$
 (13)

 $R_{SET}$  needs to adjusted so that  $I_{I2t\_MAX}$  is always less than 100 $\mu$ A. The recommended range of  $R_{SET}$  is 100 $\Omega$ –500 $\Omega$ .

 $R_{SET}$  is selected as 330 $\Omega$ , 1% for this design example to get  $I_{2t~MAX}$  current <100 $\mu$ A.

#### Choosing the Current Monitoring Resistor, RIMON

Voltage at IMON pin  $V_{(IMON)}$  is proportional to the output load current. This can be connected to an ADC of the downstream system for monitoring the operating condition and health of the system. The  $R_{IMON}$  must be selected based on the maximum load current and the input voltage range of the ADC used.  $R_{IMON}$  is set using following equation:

$$V_{(IMON)} = \left(V_{SNS} + V_{(VOS\_SET)}\right) \times \frac{0.9 \times R_{IMON}}{R_{SET}}$$
(14)

Where  $V_{SNS} = I_{OC\_MAX} \times R_{SNS}$  and  $V_{(OS\_SET)}$  is the input referred offset (±150 $\mu$ V) of the current sense amplifier. For  $I_{OC\_MAX} = 120A$  and considering the operating range of ADC to be 0V to 3.3V (for example,  $V_{(IMON)} = 3.3V$ ),  $R_{IMON}$  is calculated to be 60.24k $\Omega$ .



Selecting R<sub>IMON</sub> value less than shown in Equation 14 ensures that ADC limits are not exceeded for maximum value of load current. Choose the closest available standard value:  $60k\Omega$ , 1%

#### Selection of Main path MOSFETs, Q1 and Q2

Q1 and Q2 For selecting the MOSFET Q1 and Q2, important electrical parameters are the maximum continuous drain current ID, the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , and the drain-to-source ON resistance R<sub>DS(ON)</sub>. The maximum continuous drain current rating (ID) must exceed the maximum continuous load current. The maximum drain-to-source voltage, V<sub>DS(MAX)</sub>, must be high enough to withstand the highest voltage seen in the application. Considering 60V as the maximum application voltage due to load dump, MOSFETs with VDS voltage rating of 80V is chosen for this application.

The maximum VGS TPS4816-Q1 can drive is 12V, so a MOSFET with 15V minimum VGS rating must be selected.

To reduce the MOSFET conduction losses, an appropriate R<sub>DS(ON)</sub> is preferred. Based on the design requirements, Four of IAUS200N08S5N023 are selected and its ratings are:

- $80 V \; V_{DS(MAX)}$  and  $\pm 20 V \; V_{GS(MAX)}$
- $R_{DS(ON)}$  is 2.3m $\Omega$  typical at 10V VGS
- MOSFET Qg(total) is 110nC max

TI recommends to make sure that the short-circuit conditions such V<sub>BATT MAX</sub> and I<sub>SC</sub> are within SOA of selected FETs (Q1 and Q2) for >t<sub>SC</sub> (5µs max) timing.

### Selection of Bootstrap Capacitor, CBST

The internal charge pump charges the external bootstrap capacitor (connected between BST and SRC pins) with approximately 600µA. Use the following equation to calculate the minimum required value of the bootstrap capacitor for driving four IAUS200N08S5N023 MOSFETs.

$$C_{BST} = \frac{Q_g(total)}{1 V}$$
 (15)

Choose closest available standard value: 470nF, 10 %.

### Programming the I<sup>2</sup>t Profile, R<sub>IOC</sub> and C<sub>I2t</sub> Selection

The R<sub>IOC</sub> sets the I<sup>2</sup>t protection start threshold, whose value can be calculated using following equation:

$$R_{IOC}\left(\Omega\right) = \frac{V_{(REF\_OC)}}{K \times (I_{OC})^2} \tag{16}$$

where scaling factor, K can be calculate based on following equation:

Scaling factor 
$$\left(K\right) = \frac{\left(0.1 \times \frac{R_{SNS}}{R_{SET}}\right)^2}{I_{BIAS}}$$
 (17)

To set 40A as  $I^2$ t protection start threshold,  $R_{IOC}$  value is calculated to be  $27k\Omega$ .

Choose the closest available standard value:  $27k\Omega$ . 1%.

The time to turn OFF the gate drive at maximum overcurrent limit (I<sub>OC MAX</sub>) can be determined using below equation:

$$I2T Factor = \left(I_{OC\_MAX}^2 - I_{OC}^2\right) \times t_{OC\_MIN}$$
(18)

To set 3000A<sup>2</sup>s as I<sup>2</sup>t factor, t<sub>OC MIN</sub> value is calculated to be 234.5ms.

Submit Document Feedback

Copyright © 2025 Texas Instruments Incorporated

Use Equation 19 to calculate the required C<sub>12t</sub> value:

$$C_{I2t}\left(F\right) = \frac{K \times t_{OC\_MIN}}{V_{(I2t\_OC)} - V_{(I2t\_OFFSET)}} \times \left[I_{OC\_MAX}^2 - I_{OC}^2\right]$$
(19)

To set  $3000A^2s$  as  $I^2t$  factor with 40A as  $I^2T$  start threshold and 120A as maximum overcurrent,  $C_{I2t}$  is calculated to be ~9.2µF.

Choose the closest available standard value: 10µF, 10%.

#### Programming the Short-Circuit Protection Threshold, RISCR Selection

The R<sub>ISCP</sub> sets the short-circuit protection threshold, whose value can be calculated using following equation:

$$R_{ISCP}\left(k\Omega\right) = \frac{I_{SC} \times R_{SNS} - 1.8}{I_{SCP}}$$
 (20)

To set 130A as short-circuit protection threshold,  $R_{ISCP}$  value is calculated to be  $2.53k\Omega$  for two FETs in parallel. Choose the closest available standard value:  $2.55k\Omega$ , 1%.

### Programming the Fault Timer Period, C<sub>TMR</sub> Selection

For the design example under discussion, the auto-retry time,  $t_{RETRY}$  can be set by selecting appropriate capacitor  $C_{TMR}$  from TMR pin to ground. The value of  $C_{TMR}$  to set 1ms for  $t_{RETRY}$  can be calculated using following equation:

$$t_{RETRY}(s) = 64 \times C_{TMR} \times \left[ \frac{V_{(TMR\_HIGH)} - V_{(TMR\_LOW)}}{I_{(TMR\_SRC)}} \right]$$
 (21)

To set 1000ms as auto-retry time, C<sub>TMR</sub> value is calculated to be 39.06nF.

Choose closest available standard value: 47nF, 10%.

### Setting the Undervoltage Lockout and Overvoltage Set Point, R1, R2, and R3

The undervoltage lockout (UVLO) and overvoltage set point are adjusted using an external voltage divider network of R1, R2 and R3 connected between VS, EN/UVLO, OV and GND pins of the device. The values required for setting the undervoltage and overvoltage are calculated by solving Equation 22 and Equation 23.

$$V_{(OVR)} = \frac{R_3}{(R_1 + R_2 + R_3)} \times VIN_{OVP}$$
 (22)

$$V_{(UVLOR)} = \frac{R_2 + R_3}{(R_1 + R_2 + R_3)} \times VIN_{UVLO}$$
(23)

For minimizing the input current drawn from the power supply, TI recommends to use higher values of resistance for R1, R2 and R3. However, leakage currents due to external active components connected to the resistor string can add error to these calculations. So, the resistor string current, I(R123) must be chosen to be 20 times greater than the leakage current of UVLO and OV pins.

From the device electrical specifications,  $V_{(OVR)}$  = 1.2V and  $V_{(UVLOR)}$  = 1.2V. From the design requirements,  $V_{INOVP}$  is 60V and  $V_{INUVLO}$  is 16V. To solve the equation, first choose the value of R1 = 470k $\Omega$  and use Equation 22 to solve for (R2 + R3) = 39.5k $\Omega$ . Use Equation 23 and value of (R2 + R3) to solve for R3 = 10.5k $\Omega$  and finally R2 = 29k $\Omega$ .

Choose the closest standard 1% resistor values: R1 =  $470k\Omega$ , R2 =  $29.4k\Omega$ , and R3 =  $10k\Omega$ .

### Programming the Inrush Current, R<sub>a</sub> and C<sub>a</sub> Selection

Use following equation to calculate the I<sub>INRUSH</sub>:



$$I_{INRUSH} = C_{LOAD} \times \frac{V_{BATT\_MAX}}{T_{charge}}$$
 (24)

 $I_{INRUSH}$  calculated should be always less than bypass path short-circuit ( $I_{BYPASS\_SC}$ ) current which can be calculated using following equation:

$$I_{BYPASS\_SC} = \frac{2 V}{R_{BYPASS}}$$
 (25)

For  $1\Omega$  R<sub>BYPASS</sub>, I<sub>BYPASS</sub> SC is calculated to be 2A which is less than I<sub>INRUSH</sub>.

Use following equation to calculate the required C<sub>q</sub> based on I<sub>INRUSH</sub>.

$$C_{g} = \frac{C_{LOAD} \times I_{(G)}}{I_{INRUSH}}$$
 (26)

Where,  $I_{(G)}$  is 100 $\mu$ A (typical)

To set I<sub>INRUSH</sub> at 1.5A, C<sub>g</sub> value is calculated to be ~50nF.

A series resistor R<sub>a</sub> must be used in conjunction with Cg to limit the discharge current from Cg during turn-off .

The chosen value of  $R_g$  is  $100\Omega$  and  $C_g$  is 68nF.

### R<sub>BYPASS</sub> and Q<sub>3</sub> Selection

For selecting the MOSFET Q3, important electrical parameters are the maximum continuous drain current  $I_D$ , the maximum drain-to-source voltage  $V_{DS(MAX)}$ , the maximum drain-to-source voltage  $V_{GS(MAX)}$ , and the drain-to-source ON resistance  $R_{DSON}$ .

Based on the design requirements, IAUS200N08S5N023 is selected and its ratings are:

- 80V V<sub>DS(MAX)</sub> and ±20V V<sub>GS(MAX)</sub>
- R<sub>DS(ON)</sub> is 2.3mΩ typical at 10V VGS

The average power rating of the bypass resistor can be calculated by following equation:

$$P_{AVG} = I_{INRUSH}^2 \times R_{BYPASS}$$
 (27)

The average power dissipation of R<sub>BYPASS</sub> is calculated to be 2.25W.

The peak power dissipation in the bypass resistor is given by following equation:

$$P_{PEAK} = \frac{V_{BATT\_MAX}^2}{R_{BYPASS}}$$
 (28)

The peak power dissipation of  $R_{BYPASS}$  is calculated to be ~3600W. The peak power dissipation time for power-up with short to ground fault can be derived from  $t_{(BYPASS\_SC)}$  parameter (max 5µs) in electrical characteristics table.


Based on  $P_{PEAK}$  and  $t_{(BYPASS\_SC)}$ , Two of  $2\Omega$ , 1%, 1.5W CRCW25122R00JNEGHP resistor are used in parallel to support both average and peak power dissipation for >  $t_{(BYPASS\_SC)}$  time. TI suggests the designer to share the entire power dissipation profile of bypass resistor with the resistor manufacturer and get their recommendation.

The peak short-circuit current in bypass path can be calculated based on following equation:


$$I_{PEAK\_BYPASS} = \frac{V_{BATT\_MAX}}{R_{BYPASS}}$$
 (29)

 $I_{PEAK\_BYPASS}$  is calculated to be 60A. TI suggest the designer to ensure that operating point ( $V_{BATT\_MAX}$ ,  $I_{PEAK\_BYPASS}$ ) for bypass path (Q3) is within the SOA curve for >  $t_{(BYPASS\_SC)}$  time.

### 9.2.3 Application Curves







### 9.3 Power Supply Recommendations

When the external MOSFETs turn-OFF during the conditions such as INP control, overcurrent or short-circuit protection causing an interruption of the current flow, the input parasitic line inductance generates a positive voltage spike on the input and output parasitic inductance generates a negative voltage spike on the output. The peak amplitude of voltage spikes (transients) depends on the value of inductance in series to the input or output of the device. These transients can exceed the Absolute Maximum Ratings of the device if steps are not taken to address the issue. Typical methods for addressing transients include:

- Use of a diode or TVS diode and input capacitor filter combination across input to and GND to absorb the energy and dampen the positive transients.
- Use of a diode or a TVS diode across the output and GND to absorb negative spikes.

The TPS4816-Q1 gets powered from the VS pin. Voltage at this pin must be maintained above  $V_{(VS\_PORR)}$  level to ensure proper operation. If the input power supply source is noisy with transients, then TI recommends to

place a  $R_{VS}$  –  $C_{VS}$  filter between the input supply line and VS pin to filter out the supply noise. TI recommends an  $R_{VS}$  value around 100- $\Omega$  and  $C_{VS}$  value around 0.1  $\mu$ F.

TPS4816-Q1 uses DRN pin for sensing input reverse polarity fault event. If the input power supply source is noisy with transients, then TI recommends to place a  $R_{DRN} - C_{DRN}$  filter between the input supply line and DRN pin to filter out the supply noise. TI recommends an  $R_{DRN}$  value around 10- $\Omega$  and  $C_{DRN}$  value around 0.1  $\mu$ F.

In a case where large di/dt is involved, the system and layout parasitic inductances can generate large differential signal voltages between CS1+ and CS1– pins. This action can trigger false short-circuit protection and nuisance trips in the system. To overcome such scenario, TI suggests to add a placeholder for RC filter components across the sense resistor ( $R_{SNS}$ ) and tweak the values during test in the real system. Capacitor ( $C_{ISCP}$ ) across ISCP and DRN pins can also be placed to avoid false short-circuit protection (SCP) during inrush duration or startup.

Figure 9-13 shows the circuit implementation with optional protection components.




Figure 9-13. Circuit Implementation With Optional Protection Components For TPS4816-Q1

### 9.4 Layout


#### 9.4.1 Layout Guidelines

- The sense resistor (R<sub>SNS</sub>) must be placed close to the TPS4816-Q1 and then connect R<sub>SNS</sub> using the Kelvin techniques. Refer to *Choosing the Right Sense Resistor Layout* for more information on the Kelvin techniques.
- For all the applications, TI recommends a 0.1 μF or higher value ceramic decoupling capacitor between VS terminal and GND. Consider adding RC network at the supply pin (VS) of the controller to improve decoupling against the power line disturbances.
- The high current path from the board's input to the load, and the return path, must be parallel and close to each other to minimize loop inductance.
- The external MOSFETs must be placed close to the controller such that the GATE of the MOSFETs are close to GATE pin to form short GATE loop. Consider adding a place holder for a resistor in series with the Gate of each external MOSFET to damp high frequency oscillations if need arises.
- Place a TVS diode at the input to clamp the voltage transients during hot-plug and fast turn-off events.



- The external boot-strap capacitor must be placed close to BST and SRC pins to form very short loop.
- The ground connections for the various components around the TPS4816-Q1 must be connected directly to each other, and to the TPS4816-Q1's GND, and then connected to the system ground at one point. Do not connect the various component grounds to each other through the high current ground line.

### 9.4.2 Layout Example






Figure 9-14. Typical PCB Layout Example of TPS4816-Q1

## 10 Device and Documentation Support

TI offers an extensive line of development tools. Tools and software to evaluate the performance of the device, generate code, and develop solutions are listed below.

### 10.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

### 10.2 Support Resources

TI E2E<sup>™</sup> support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

#### 10.3 Trademarks

TI E2E<sup>™</sup> is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

### 10.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### 10.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

### 11 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

DATE	REVISION	NOTES
May 2025	*	Initial Release

## 12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

www.ti.com 4-Jun-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	RoHS	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS48160QRGERQ1	Active	Production	VQFN (RGE)   23	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 48160Q
TPS48161QRGERQ1	Active	Production	VQFN (RGE)   23	3000   LARGE T&R	Yes	NIPDAU	Level-2-260C-1 YEAR	-40 to 125	TPS 48161Q

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 5-Jun-2025

### TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS48160QRGERQ1	VQFN	RGE	23	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS48161QRGERQ1	VQFN	RGE	23	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2

**PACKAGE MATERIALS INFORMATION** 

www.ti.com 5-Jun-2025



### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS48160QRGERQ1	VQFN	RGE	23	3000	367.0	367.0	35.0
TPS48161QRGERQ1	VQFN	RGE	23	3000	367.0	367.0	35.0

### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated