











TPS25810A-Q1

SLVSE37 - APRIL 2017

## TPS25810A-Q1 USB Type-C DFP Controller and Power Switch With Digital Cable Compensation

#### **Features**

- **Qualified for Automotive Applications**
- AEC-Q100 Qualified With the Following Results:
  - Device Temperature Grade T: –40°C to 105°C Ambient Operating Temperature Range
  - Device HBM ESD Classification Level 2
  - Device CDM ESD Classification Level C4B
- USB Type-C Rev. 1.2 Compliant DFP Controller
- Connector Attach or Detach Detection
- STD, 1.5-A, or 3-A Capability Advertisement on
- Super-Speed Polarity Determination
- V<sub>BUS</sub> Application and Discharge
- V<sub>CONN</sub> Application to Electronically Marked Cable
- Audio and Debug Accessory Identification
- 0.7-μA (typ) I<sub>DDQ</sub> When Port Is Unattached
- Three Input Supply Options
  - IN1: USB Charging Supply
  - IN2: V<sub>CONN</sub> Supply
  - AUX: Device Power Supply
- Power Wake Supports Low Power in System Hibernate (S4) and OFF (S5) Power States
- 34-mΩ (typ) High-Side MOSFET
- Fixed 3.4-A I<sub>LIM</sub> (±7.1%)

- Digital Cable Compensation, I<sub>OUT</sub> ≥ 1.95 A
- Package: 20-Pin WQFN (3 mm × 4 mm) (1)

## **Applications**

- Automotive Infotainment Systems
- Automotive Back-seat USB Charging

#### Description 3


The TPS25810A-Q1 device is a USB Type-C downstream-facing port (DFP) controller with an integrated 3-A rated USB power switch. The device monitors the Type-C configuration channel (CC) lines to determine when a USB device is attached. If an upstream-facing port (UFP) device is attached, it applies power to V<sub>BUS</sub> and communicate the selectable V<sub>BUS</sub> current-sourcing capability to the UFP via the pass-through CC line. If the UFP is attached using an electronically marked cable, it also applies V<sub>CONN</sub> power to the cable CC pin. The TPS25810A-Q1 can identify and report when Type-C audio or debug accessories are attached.

#### Device Information<sup>(1)</sup>

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TPS25810A-Q1	WQFN (20)	3.00 mm x 4.00 mm

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- (1) CC pins are IEC-61000-4-2 rated

#### Simplified Schematic





## **Table of Contents**

1	Features 1		8.4 Device Functional Modes	. 21
2	Applications 1	9	Application and Implementation	23
3	Description 1		9.1 Application Information	23
4	Revision History2		9.2 Typical Applications	. 23
5	Description (Continued)2	10	Power Supply Recommendations	28
6	Pin Configuration and Functions	11	Layout	29
7	Specifications4		11.1 Layout Guidelines	. 29
•	7.1 Absolute Maximum Ratings		11.2 Layout Example	30
	7.2 ESD Ratings 4	12	Device and Documentation Support	31
	7.3 Recommended Operating Conditions		12.1 Device Support	31
	7.4 Thermal Information		12.2 Documentation Support	. 31
	7.5 Electrical Characteristics		12.3 Receiving Notification of Documentation Updates	31
	7.6 Switching Characteristics		12.4 Community Resources	. 31
	7.7 Typical Characteristics		12.5 Trademarks	. 31
8	Detailed Description 11		12.6 Electrostatic Discharge Caution	. 31
	8.1 Overview 11		12.7 Glossary	. 31
	8.2 Functional Block Diagram	13	Mechanical, Packaging, and Orderable	
	8.3 Feature Description		Information	32

## 4 Revision History

DATE	REVISION	NOTE
April 2017	*	Initial release

## 5 Description (Continued)

The TPS25810A-Q1 device draws less than 0.7  $\mu$ A (typical) from the AUX pin when no USB load is connected. Additional system power saving is achievable in the S4 and S5 system power states by using the  $\overline{\text{UFP}}$  output to disable the high-power 5-V supply when no UFP is attached. In this mode, the device is capable of running from an auxiliary supply (AUX), which can be a lower-voltage supply (3.3 V), typically powering the system microcontroller in low-power states (S4 and S5).

The TPS25810A-Q1 device integrates a 34- $\frac{m\Omega}{D}$  power switch with a fixed 3.4-A current limit independent of the Type-C current advertisement level. The FAULT output signals when the switch is in an overcurrent or overtemperature condition. The  $\overline{CS}$  output is used for implementing digital cable compensation for load currents greater than 1.95 A. Cable compensation, also known as line drop compensation, is a means of offsetting voltage droop from the USB power supply to the UFP load.


Submit Documentation Feedback



www.ti.com SLVSE37 - APRIL 2017

## 6 Pin Configuration and Functions

# TPS25810A-Q1 RVC Package 20-Pin WQFN With Exposed Thermal Pad Top View



## **Pin Functions**

	PIN		DEGODIPTION		
NAME	NO.	I/O	DESCRIPTION		
AUDIO	17	0	Open-drain logic output that asserts when a Type-C audio accessory is identified on the CC lines		
AUX	5	1	Auxiliary input supply. Connect to an always-alive system rail to use the power-wake feature. Short to IN1 and IN2 if only one supply is used.		
CC1	11	I/O	Analog input/output that connects to the Type-C receptacle CC1 pin		
CC2	13	I/O	Analog input/output that connects to the Type-C receptacle CC2 pin.		
CHG	7	I	Charge-logic input to select between standard USB (500 mA for a Type-C receptacle supporting only USB 2.0, and 900 mA for Type-C receptacle supporting USB 3.1) or Type-C current-sourcing ability.		
CHG_HI	8	1	High-charge logic input to select between 1.5-A and 3-A Type-C current sourcing capability. Valid when CHG is set to Type-C current.		
CS	20	0	Open-drain output enabling digital cable compensation when load current is greater than 1.95 A, nominal.		
DEBUG	16	0	Open-drain logic output that asserts when a Type-C debug accessory is identified on the CC lines		
EN	6	I	Enable logic input. Turns the device on and off		
FAULT	1	0	Fault event indicator. Open-drain logic output that asserts low to indicate a current-limit or thermal-shutdown event due to overtemperature.		
GND	12	_	Power ground		
IN1	2, 3	I	V <sub>BUS</sub> input supply. Internal power switch connects IN1 to OUT.		
IN2	4	1	$\rm V_{\rm CONN}$ input supply. Internal power switch connects IN2 to CC1 or CC2. Short to IN1 if only one supply is used.		
OUT	14, 15	0	Power switch output		
POL	18	0	Polarity open-drain logic output that signals which Type-C CC pin is connected to the CC line. This gives the information needed to multiplex the super-speed lines. Asserted when the CC2 pin is connected to the CC line in the cable.		
REF	10	I	Analog input used to generate the internal current reference. Connect a 1% or better, 100-ppm, 100-k $\Omega$ resistor between this pin and REF_RTN.		
REF_RTN	9	I	Precision signal-reference return. Connect to the REF pin via a 100-kΩ, 1% resistor.		
UFP	19	0	Open-drain logic output that asserts when a Type-C UFP is identified on the CC lines.		
Thermal pad	_	_	Thermal pad on the bottom of the package. The thermal pad is internally connected to GND and is used to heat-sink the device to the circuit board. Connect the thermal pad to the GND plane.		

Product Folder Links: TPS25810A-Q1

Copyright © 2017, Texas Instruments Incorporated

## TEXAS INSTRUMENTS

## 7 Specifications

## 7.1 Absolute Maximum Ratings

over operating ambient temperature range, voltages are with respect to GND (unless otherwise noted) (1)

		MIN	MAX	UNIT
rin positive source current, I <sub>SRC</sub> rin positive sink current, I <sub>SNK</sub>	AUDIO, AUX, CC1, CC2, CHG, CHG_HI, CS, DEBUG, EN, FAULT, IN1, IN2, OUT, POL, REF, UFP,	-0.3	7	V
Pin voltage, V	REF_RTN		Internally connected to GND	V
Pin positive source current, I <sub>SRC</sub>	CC1, CC2, OUT, REF		Internally limited	Α
	OUT (while applying V <sub>BUS</sub> )		5	Α
Pin positive sink current leve	CC1, CC2 (while applying V <sub>CONN</sub> )		1	Α
THI POSITIVE STITE CULTETT, ISNK	AUDIO, CS, DEBUG, FAULT, POL, UFP		Internally limited	mA
Operating junction temperature, T <sub>J</sub>		-40	180	°C
Storage temperature range, T <sub>stg</sub>		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

## 7.2 ESD Ratings

			VALUE	UNIT
(1) Electrostatic		Human-body model (HBM), per per AEC Q100-002 <sup>(2)</sup>	±2 000	
	Electrostatic	Charged-device model (CDM), per per AEC Q100-011	±500	\/
V <sub>(ESD)</sub> (1)	discharge	61000-4-2 contact discharge, CC1 and CC2 <sup>(3)</sup> IEC	±8 000	V
		IEC 61000-4-2 air discharge, CC1 and CC2 <sup>(3)</sup>	±15 000	

<sup>(1)</sup> Electrostatic discharge (ESD) to measure device sensitivity and immunity to damage caused by assembly line electrostatic discharges into the device.

## 7.3 Recommended Operating Conditions

Voltages are with respect to GND (unless otherwise noted)

			MIN	NOM MAX	UNIT
		IN1	4.5	6.5	
V <sub>IN</sub>	Supply voltage	IN2	4.5	5.5	V
		AUX	2.9	5.5	
$V_{I}$	Input voltage	CHG, CHG_HI, EN	0	5.5	V
$V_{IH}$	High-level input voltage	CHG, CHG_HI, EN	1.17		V
$V_{IL}$	Low-level voltage	CHG, CHG_HI, EN		0.63	V
$V_{PU}$	Pullup voltage	Used on AUDIO, CS, DEBUG, FAULT, POL, UFP,	0	5.5	V
	Decitive covered comment	OUT		3	Α
I <sub>SRC</sub>	Positive source current	CC1 or CC2 when supplying V <sub>CONN</sub>		250	mA
I <sub>SNK</sub>	Positive sink current (10 ms moving average)	AUDIO, CS, DEBUG, FAULT, POL, UFP		10	mA
I <sub>SNK_PULSE</sub>	Positive repetitive pulse sink current	AUDIO, CS, DEBUG, FAULT, POL, UFP		Internally limited	mA
R <sub>REF</sub>	Reference resistor		98	100 102	kΩ
TJ	Operating junction temperature		-40	125	°C

<sup>(2)</sup> AEC Q100-002 indicates that HBM stressing shall be in accordance with the ANSI/ESDA/JEDEC JS-001 specification.

<sup>(3)</sup> Surges per IEC61000-402, 1999 applied between CC1, CC2 and output ground of the TPS25810EVM-745.



www.ti.com

#### 7.4 Thermal Information

		TPS25810A-Q1	
	THERMAL METRIC <sup>(1)</sup>	RVC (WQFN)	UNIT
		20 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	39.3	°C/W
$R_{\theta JC(top)}$	Junction-to-case (top) thermal resistance	43.4	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	13	°C/W
ΨЈТ	Junction-to-top characterization parameter	0.7	°C/W
ΨЈВ	Junction-to-board characterization parameter	13	°C/W
R <sub>0</sub> JC(bot)	Junction-to-case (bottom) thermal resistance	4.2	°C/W

<sup>(1)</sup> For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

## 7.5 Electrical Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN1}} \leq 6.5 \ \text{V}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN2}} \leq 5.5 \ \text{V}, \ 2.9 \ \text{V} \leq \text{V}_{\text{AUX}} \leq 5.5 \ \text{V}; \ \text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG\_HI}} = \text{V}_{\text{AUX}}, \ \text{R}_{\text{REF}} = 100 \ \text{k}\Omega. \ \text{Typical values are at } 25^{\circ}\text{C}. \ \text{All voltages are with respect to GND. } \text{I}_{\text{OUT}} \ \text{and } \text{I}_{\text{OS}} \ \text{defined as positive out of the indicated}$ pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OUT - PC	WER SWITCH					
		T <sub>J</sub> = 25°C, I <sub>OUT</sub> = 3 A		34	37	
r <sub>DS(on)</sub>	On-resistance <sup>(1)</sup>	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}, \text{I}_{\text{OUT}} = 3 \text{ A}$		34	46	$m\Omega$
		-40°C ≤ T <sub>J</sub> ≤ 125°C, I <sub>OUT</sub> = 3 A		34	55	
I <sub>REV</sub>	OUT to IN reverse leakage current			0	3	μΑ
OUT – CURRENT LIM	IDDENT LIMIT	I <sub>REV</sub> is current out of IN1 pin				
001 – 60	JRRENI LIWII		0.40		0.04	
los	Short-circuit current limit (1)	_	3.16	3.4	3.64	Α
		$R_{REF} = 10 \Omega$			7	
OUT – DI	SCHARGE					
	Discharge resistance	$V_{OUT}$ = 4 V, UFP signature removed from CC lines, time < $t_{w\_DCHG}$	400	500	600	Ω
	Bleed discharge resistance	$V_{OUT}$ = 4 V, No UFP signature on CC lines, time > $t_{w_DCHG}$	100	150	250	kΩ
REF						
Vo	Output voltage		0.78	0.8	0.82	V
Ios	Short circuit current	$R_{REF} = 10 \Omega$	9.5		15.3	μΑ
FAULT						
V <sub>OL</sub>	Output low voltage	I <sub>FAULT</sub> = 1 mA			350	mV
I <sub>OFF</sub>	Off-state leakage	V <sub>FAULT</sub> = 5.5 V			1	μA
CS					<del>"</del>	
V <sub>OL</sub>	Output low voltage	I <sub>CS</sub> = 1 mA			350	mV
I <sub>OFF</sub>	Off-state leakage	V <sub>CS</sub> = 5.5 V			1	μΑ
I <sub>TH</sub>	OUT sourcing, rising threshold current for load detect		1.8	1.95	2.1	Α
	Hysteresis <sup>(2)</sup>			125		mA

Pulse-testing techniques maintain junction temperature close to ambient temperature; thermal effects must be taken into account separately.

These parameters are provided for reference only and do not constitute part of TI's published specifications for purposes of TI's product warranty.



## **Electrical Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined as positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
CC1, CC2 - \	V <sub>CONN</sub> POWER SWITCH					
		$T_J = 25^{\circ}C$ , $I_{OUT} = 250 \text{ mA}$		365	420	
r <sub>DS(on)</sub>	On-resistance	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}, \text{ I}_{\text{OUT}} = 250 \text{ mA}$		365	530	$m\Omega$
		-40°C ≤ T <sub>J</sub> ≤ 125°C, I <sub>OUT</sub> = 250 mA		365	600	
CC1, CC2 - \	V <sub>CONN</sub> POWER SWITCH - CURREN	Γ LIMIT				
	21		300	355	410	
I <sub>OS</sub>	Short-circuit current limit <sup>(1)</sup>	$R_{REF} = 10 \Omega$			800	mA
CC1, CC2 - 0	CONNECT MANAGEMENT – DANGI	LING ELECTRONICALLY MARKED CABLE IN	MODE		1.	
	Sourcing current on the pass- through CC Line	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	
I <sub>SRC</sub>	Sourcing current on the Ra CC line	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	μA
CC1, CC2 - 0	CONNECT MANAGEMENT - ACCES	SSORY MODE				
	CCx sourcing current (CC2 – audio, CC1-debug)	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V	64	80	96	
I <sub>SRC</sub>	CCx sourcing current (CC1 – audio, CC2-debug) (2)	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V		0		μA
CC1, CC2 - 0	CONNECT MANAGEMENT – UFP M	ODE			Į.	
I <sub>SRC</sub>	Sourcing current with either IN1 or IN2 in UVLO	0 V ≤ V <sub>CCx</sub> ≤ 1.5 V V <sub>IN1</sub> < V <sub>TH</sub> UVLO IN1 OF V <sub>IN2</sub> < V <sub>TH</sub> UVLO IN2	64	80	96	μΑ
	Sourcing current	$V_{CHG} = 0 \text{ V}$ and $V_{CHG\_HI} = 0 \text{ V}$ $0 \text{ V} \le V_{CCx} \le 1.5 \text{ V}$	75	80	85	μΑ
I <sub>SRC</sub>		$V_{CHG} = V_{AUX}$ and $V_{CHG\_HI} = 0 \text{ V}$ $0 \text{ V} \le V_{CCx} \le 1.5 \text{ V}$	170	180	190	
		$V_{CHG} = V_{AUX}$ and $V_{CHG\_HI} = V_{AUX}$ 0 V $\leq$ V <sub>CCx</sub> $\leq$ 2.45 V	312	330	348	
UFP, POL, A	UDIO, DEBUG					
V <sub>OL</sub>	Output low voltage	I <sub>SNK_PIN</sub> = 1 mA			250	mV
I <sub>OFF</sub>	Off-state leakage	V <sub>PIN</sub> = 5.5 V			1	μΑ
EN, CHG, CH	IG_HI – LOGIC INPUTS				·	
$V_{TH}$	Rising threshold voltage			0.925	1.15	V
$V_{TH}$	Falling threshold voltage		0.65	0.875		V
	Hysteresis (2)			50		mV
I <sub>IN</sub>	Input current	V <sub>EN</sub> = 0 V or 6.5 V	-0.5		0.5	μΑ
	ERATURE SHUTDOWN					
T <sub>TH_OTSD2</sub>	Rising threshold temperature for device shutdown		155			°C
	Hysteresis <sup>(2)</sup>			20		°C
T <sub>TH_OTSD1</sub>	Rising threshold temperature for OUT/ V <sub>CONN</sub> switch shutdown in		135			°C
	current limit Hysteresis <sup>(2)</sup>			20		°C
IN1						
V <sub>TH_UVLO_IN1</sub>	Rising threshold voltage for UVLO		3.9	4.1	4.3	V
0 / 20	Hysteresis <sup>(2)</sup>			100		mV
I <sub>IN1(DIS)</sub>	Disabled supply current	V <sub>EN</sub> = 0 V, −40°C ≤ T <sub>J</sub> ≤ 85°C			1	μΑ
I <sub>IN1(CC_OPEN)</sub>	Enabled supply current with CC lines open	$-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 85^{\circ}\text{C}$			1	μA

Product Folder Links: TPS25810A-Q1

ubmit Documentation Feedback



www.ti.com

## **Electrical Characteristics (continued)**

 $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN1}} \leq 6.5 \ \text{V}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN2}} \leq 5.5 \ \text{V}, \ 2.9 \ \text{V} \leq \text{V}_{\text{AUX}} \leq 5.5 \ \text{V}; \ \text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG\_HI}} = \text{V}_{\text{AUX}}, \ \text{R}_{\text{REF}} = 100 \ \text{k}\Omega. \ \text{Typical values are at } 25^{\circ}\text{C}. \ \text{All voltages are with respect to GND. } \text{I}_{\text{OUT}} \ \text{and I}_{\text{OS}} \ \text{defined as positive out of the indicated}$ pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
I <sub>IN1(Ra)</sub>	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines				2	μA
I <sub>IN1(Rd)</sub>	Enabled supply current with UFP attached	$V_{CHG}$ = 0 V, or $V_{CHG}$ = $V_{AUX}$ and $V_{CHG\_HI}$ = 0 V		75	100	μA
. ,	attacheu			85	110	
IN2						
$V_{TH\_UVLO\_IN2}$	Rising threshold voltage for UVLO		3.9	4.1	4.3	V
	Hysteresis <sup>(2)</sup>			100		mV
I <sub>IN2(DIS)</sub>	Disabled supply current	$V_{EN} = 0 \text{ V}, -40^{\circ}\text{C} \le T_{J} \le 85^{\circ}\text{C}$			1	μΑ
I <sub>IN2(CC_OPEN)</sub>	Enabled supply current with CC lines open	-40°C ≤ T <sub>J</sub> ≤ 85°C			1	μΑ
I <sub>IN2(Ra)</sub>	Enabled supply current with accessory or dangling electronically marked cable signature on CC lines				2	μΑ
	Enabled supply current with UFP	V <sub>CHG</sub> = 0 V, 0 V ≤ V <sub>CCx</sub> ≤ 1.5 V		98	110	110
I <sub>IN2(Rd)</sub>	signature on CC lines (Includes IN current that provides the CC output current to the UFP	$V_{CHG} = V_{IN}$ and $V_{CHG\_HI} = 0$ V, 0 V $\leq$ V <sub>CCx</sub> $\leq$ 1.5 V		198	215	μΑ
	Rd resistor)	0 V ≤ V <sub>CCx</sub> ≤ 2.45 V		348	373	
AUX					,	
V <sub>TH_UVLO_AUX</sub>	Rising threshold voltage for UVLO		2.65	2.75	2.85	V
	Hysteresis <sup>(2)</sup>			100		mV
I <sub>AUX(DIS)</sub>	Disabled supply current	V <sub>EN</sub> = 0 V, −40°C ≤ T <sub>J</sub> ≤ 85°C			1	μA
I <sub>AUX(CC_OPEN)</sub>	Enabled internal supply current with CC lines open	-40°C ≤ T <sub>J</sub> ≤ 85°C		0.7	3	μA
I <sub>AUX(Ra)</sub>	Enabled supply current with accessory or dangling active cable signature on CC lines			140	185	μΑ
I <sub>AUX(Rd_noIN)</sub>	Enabled supply current with UFP termination on CC lines and with either IN1 or IN2 in UVLO	V <sub>IN1</sub> < V <sub>TH_UVLO_IN1</sub> or V <sub>IN2</sub> < V <sub>TH_UVLO_IN2</sub>		145	190	μΑ
I <sub>AUX(Rd)</sub>	Enabled supply current with UFP termination on CC lines			55	82	μA

## 7.6 Switching Characteristics

 $-40^{\circ}\text{C} \leq \text{T}_{\text{J}} \leq 125^{\circ}\text{C}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN1}} \leq 6.5 \ \text{V}, \ 4.5 \ \text{V} \leq \text{V}_{\text{IN2}} \leq 5.5 \ \text{V}, \ 2.9 \ \text{V} \leq \text{V}_{\text{AUX}} \leq 5.5 \ \text{V}; \ \text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG\_HI}} = \text{V}_{\text{AUX}}, \ \text{R}_{\text{REF}} = 100 \ \text{k}\Omega. \ \text{Typical values are at } 25^{\circ}\text{C}. \ \text{All voltages are with respect to GND. } \text{I}_{\text{OUT}} \ \text{and } \text{I}_{\text{OS}} \ \text{defined as positive out of the indicated}$ pin (unless otherwise noted)

(* ******)								
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
OUT – P	OWER SWITCH							
t <sub>r</sub>	Output-voltage rise time	$V_{IN1} = 5 \text{ V}, C_L = 1 \mu\text{F}, R_L = 100 \Omega$	1.2	1.8	2.5	ms		
t <sub>f</sub>	Output-voltage fall time	(measured from 10% to 90% of final value)	0.35	0.55	0.75	ms		
t <sub>on</sub>	Output-voltage turnon time	V 5V C 1 F B 100 C	2.5	3.5	5	ms		
t <sub>off</sub>	Output-voltage turnoff time	$V_{IN1} = 5 \text{ V}, C_L = 1 \mu \text{F}, R_L = 100 \Omega$	2	3	4.5	ms		
OUT – CURRENT LIMIT								
t <sub>ios</sub>	Current-limit response time to short circuit	$V_{IN1} - V_{OUT} = 1$ V, $R_L = 10$ m $\Omega$ , see Figure 1		1.5	4	μs		

## TEXAS INSTRUMENTS

## **Switching Characteristics (continued)**

 $-40^{\circ}\text{C} \le \text{T}_{\text{J}} \le 125^{\circ}\text{C}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN1}} \le 6.5 \text{ V}$ ,  $4.5 \text{ V} \le \text{V}_{\text{IN2}} \le 5.5 \text{ V}$ ,  $2.9 \text{ V} \le \text{V}_{\text{AUX}} \le 5.5 \text{ V}$ ;  $\text{V}_{\text{EN}} = \text{V}_{\text{CHG}} = \text{V}_{\text{CHG}\_{\text{HI}}} = \text{V}_{\text{AUX}}$ ,  $\text{R}_{\text{REF}} = 100 \text{ k}\Omega$ . Typical values are at 25°C. All voltages are with respect to GND.  $\text{I}_{\text{OUT}}$  and  $\text{I}_{\text{OS}}$  defined as positive out of the indicated pin (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
FAULT						
t <sub>DEGA</sub>	Asserting deglitch time due to overcurrent		5.5	8.2	10.7	ms
t <sub>DEGA(OC)</sub>	Asserting deglitch time due to overtemperature in current limit <sup>(1)</sup>			0		ms
t <sub>DEGA(OT)</sub>	Deasserting deglitch time		5.5	8.2	10.7	ms
CS					•	
t <sub>DEGA</sub>	Asserting deglitch time		5.5	8.2	10.7	ms
t <sub>DEGD</sub>	Deasserting deglitch time		5.5	8.2	10.7	ms
OUT - DIS	CHARGE				·	
	R <sub>DCHG</sub> discharge time	V <sub>OUT</sub> = 1 V, time I <sub>SNK_OUT</sub> > 1 mA after UFP signature removed from CC lines	39	65	96	ms
CC1, CC2	- V <sub>CONN</sub> POWER SWITCH					
t <sub>r</sub>	Output-voltage rise time	$V_{IN2} = 5 \text{ V}, C_L = 1 \mu\text{F}, R_L = 100 \Omega$	0.15	0.25	0.35	ms
t <sub>f</sub>	Output-voltage fall time	(measured from 10% to 90% of final value)	0.18	0.22	0.26	ms
t <sub>on</sub>	Output-voltage turnon time	$V_{IN2} = 5 \text{ V, } C_L = 1 \mu\text{F, } R_L = 100 \Omega$	1	1.5	2	ms
t <sub>off</sub>	Output-voltage turnoff time	$V_{1N2} = 5 \text{ V}, C_L = 1  \mu\text{F}, R_L = 100 \Omega$	0.3	0.4	0.55	ms
CC1, CC2	- V <sub>CONN</sub> POWER SWITCH - CURREN	IT LIMIT				
t <sub>res</sub>	Current-limit response time to short circuit	$V_{IN2} - V_{CONN} = 1 \text{ V, R} = 10 \text{ m}\Omega$ , see Figure 1		1	3	μs
UFP, POL	AUDIO, DEBUG					
t <sub>DEGR</sub>	Asserting deglitch time		100	150	200	ms
t <sub>DEGF</sub>	Deasserting deglitch time		7.9	12.5	17.7	ms

These parameters are provided for reference only and do not constitute part of TI's published specifications for purposes of TI's product warranty.





Figure 1. Output Short-Circuit Timing Diagram




www.ti.com

## 7.7 Typical Characteristics



## TEXAS INSTRUMENTS

## **Typical Characteristics (continued)**



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

## 8 Detailed Description

#### 8.1 Overview

The TPS25810A-Q1 device is a highly integrated USB Type-C<sup>TM</sup> downstream-facing port (DFP) controller, developed with a built-in power switch for the new USB Type-C connector and cable. The device provides all of the functionality needed to support a USB Type-C DFP in a system where USB power delivery (PD) source capabilities (for example,  $V_{BUS} > 5$  V) are not implemented. It is designed to be compliant with the Type-C specification, revision 1.2.

## 8.1.1 USB Type-C Basic

For a detailed description of the Type-C specification, see the USB-IF Web site to download the latest released version. Some of the basic concepts of the Type-C specification that pertain to understanding the operation of the TPS25810A-Q1 (DFP device) are described as follows.

USB Type-C removes the need for different plug and receptacle types for host and device functionality. The Type-C receptacle replaces both Type-A and Type-B receptacles because the Type-C cable is pluggable in either direction between host and device. A host-to-device logical relationship is maintained via the configuration channel (CC). Optionally, hosts and devices can be either providers or consumers of power when USB PD communication is used to swap roles.

All USB Type-C ports operate in one of the following three data modes:

- Host mode: the port can only be host (provider of power).
- Device mode: the port can only be device (consumer of power).
- Dual-role mode: the port can be either host or device.

## Port types:

- DFP (downstream facing port): Host
- · UFP (upstream facing port): Device
- DRP (dual-role port): Host or device

#### Valid DFP-to-UFP connections:

- Table 1 describes valid DFP-to-UFP connections.
- Host-to-host and device-to-device have no functions.

**Table 1. DFP-to-UFP Connections** 

	HOST-MODE PORT	DEVICE-MODE PORT	DUAL-ROLE PORT	
Host-mode port	No function	Works	Works	
Device-mode port	mode port Works No function		Works	
Dual-role port	Works	Works	Works <sup>(1)</sup>	

<sup>(1)</sup> This may be automatic or manually driven.

#### 8.1.2 Configuration Channel

The function of the configuration channel (CC) is to detect connections and configure the interface across the USB Type-C cables and connectors.

Functionally, the configuration channel serves the following purposes:

- Detect connection to the USB ports
- Resolve cable orientation and twist connections to establish USB data-bus routing
- Establish DFP and UFP roles between two connected ports
- Discover and configure power: USB Type-C current modes or USB power delivery
- Discover and configure optional alternate and accessory modes
- · Enhance flexibility and ease of use

Typical flow of DFP-to-UFP configuration is shown in Figure 11:




Figure 11. Flow of DFP-to-UFP Configuration

## 8.1.3 Detecting a Connection

DFPs and DRPs fulfill the role of detecting a valid connection over USB Type-C. Figure 12 shows a DFP-to-UFP connection made with Type-C cable. As shown in Figure 12, the detection concept is based on being able to detect terminations in the product that has been attached. A pullup and pulldown termination model is used. A pullup termination can be replaced by a current source.

- In the DFP-to-UFP connection, the DFP monitors both CC pins for a voltage lower than the unterminated voltage.
- A UFP advertises Rd on both of its CC pins (CC1 and CC2).
- A powered cable advertises Ra on only one of the CC pins of the plug. Ra is used to inform the source to apply V<sub>CONN</sub>.
- An analog audio device advertises Ra on both CC pins of the plug, which identifies it as an analog audio device. V<sub>CONN</sub> is not applied on either CC pin in this case.





Figure 12. DFP-to-UFP Connection

Product Folder Links: TPS25810A-Q1

Submit Documentation Feedback



## 8.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

## 8.3 Feature Description

TheTPS25810A-Q1 device is a DFP Type-C port controller with integrated power switches for V<sub>CONN</sub> and V<sub>BUS</sub>. It does not support BC 1.2 charging modes inherently, because it does not interact with USB D+ and D- data lines. The TPS25810A-Q1 device can be used in conjunction with a BC 1.2 controller like the TPS2514A-Q1 device to support BC1.2 and Type-C charging modes in a single Type-C DFP port. See the TPS25810 EVM User's Guide and Application and Implementation section of this data sheet for more details. The TPS25810A-Q1 device can be used in a USB 2.0 only or in a USB 3.1 port implementation. When used in a USB 3.1 port, the POL pin can control an external super-speed MUX to handle the Type-C flippable feature.

## TEXAS INSTRUMENTS

## **Feature Description (continued)**

#### 8.3.1 Configuration Channel Pins CC1 and CC2

Each device has two pins, CC1 and CC2, that serve to detect an attachment to the port and to resolve cable orientation. These pins are also used to establish the current broadcast to a valid UFP, configure  $V_{CONN}$ , and detect attachment of a debug or audio-adapter accessory.

Table 2 lists the response to various attachments to its port.

Table 2. TPS25810A-Q1 Response

					TPS25810A-Q	RESPONSE(1)		
TPS25810A-Q1 TYPE-C PORT	CC1	CC2	OUT	V <sub>CONN</sub> on CC1 or CC2	POL	UFP	AUDIO	DEBUG
Nothing attached	OPEN	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
UFP connected	Rd	OPEN	IN1	NO	Hi-Z	LOW	Hi-Z	Hi-Z
OFP connected	OPEN	Rd	IN1	NO	LOW	LOW	Hi-Z	Hi-Z
Powered cable, no UFP	OPEN	Ra	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
connected	Ra	OPEN	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	Hi-Z
Powered cable, UFP	Rd	Ra	IN1	CC2	Hi-Z	LOW	Hi-Z	Hi-Z
connected	Ra	Rd	IN1	CC1	LOW	LOW	Hi-Z	Hi-Z
Debug accessory connected	Rd	Rd	OPEN	NO	Hi-Z	Hi-Z	Hi-Z	LOW
Audio-adapter accessory connected	Ra	Ra	OPEN	NO	Hi-Z	Hi-Z	LOW	Hi-Z

<sup>(1)</sup> POL, UFP, AUDIO, and DEBUG are open-drain outputs; pull high with 100 kΩ to AUX when used. Tie to GND or leave open when not used.

## 8.3.2 Current Capability Advertisement and Overload Protection

The TPS25810A-Q1 device supports all three Type-C current advertisements as defined by the USB Type-C standard. Current broadcast to a connected UFP is controlled by the CHG and CHG\_HI pins. For each broadcast level, the device protects itself from a UFP that draws current in excess of the USB Type-C current advertisement of that port by setting the current limit as shown in Table 3.

Table 3. USB Type-C Current Advertisement

CHG	CHG_HI	CC CAPABILITY BROADCAST	CURRENT LIMIT (TYP)	CS THRESHOLD (TYP)		
0	0	STD	3.4 A	1.95 A		
0	1	STD	3.4 A	1.95 A		
1	0	1.5 A	3.4 A	1.95 A		
1	1	3 A	3.4 A	1.95 A		

Under OUT overload conditions, an internal OUT current-limit regulator limits the output current to the selected  $I_{LIM}$  based on CHG and CHG\_HI selection. In applications where  $V_{CONN}$  is supplied via CC1 or CC2, separate fixed current-limit regulators protect these pins from overload at the level indicated in the *Electrical Characteristics* table. When an overload condition is present, the device maintains a constant output current, with the output voltage determined by ( $I_{OS} \times R_{LOAD}$ ). Two possible overload conditions can occur. The first overload condition occurs when either: 1) input voltage is first applied, enable is true, and a short circuit is present (load which draws  $I_{OUT} > I_{OS}$ ), or 2) input voltage is present and the TPS25810A-Q1 device is enabled into a short circuit. The output voltage is held near zero potential with respect to ground and the TPS25810A-Q1 device ramps the output current to  $I_{OS}$ . Both limit the current to  $I_{OS}$  until the overload condition is removed or the device begins to thermal cycle. This is demonstrated in Figure 23 where the device was enabled into a short, and subsequently cycles current off and on as the thermal protection engages.



SLVSE37 - APRIL 2017

The second condition is when an overload occurs while the device is enabled and fully turned on. The device responds to the overload condition within time  $t_{ios}$  (see Figure 1) when the specified overload (per *Electrical Characteristics*) is applied. The response speed and shape vary with the overload level, input circuit, and rate of application. The current-limit response can be either simply settling to I<sub>OS</sub> or turnoff and controlled return to I<sub>OS</sub>. Similar to the previous case, the TPS25810A-Q1 device limits the current to I<sub>OS</sub> until the overload condition is removed or the device begins to thermal cycle.

The TPS25810A-Q1 device thermal cycles if an overload condition is present long enough to activate thermal limiting in any of the above cases. This is due to the relatively large power dissipation  $[(V_{IN} - V_{OLIT}) \times I_{OS}]$  driving the junction temperature up. The device turns off when the junction temperature exceeds 135°C (minimum) while in current limit. The device remains off until the junction temperature cools 20°C and then restarts. The currentlimit profile is shown in Figure 13.




Figure 13. Current-Limit Profile

## 8.3.3 Undervoltage Lockout (UVLO)

The undervoltage lockout (UVLO) circuit disables the power switch until the input voltage reaches the UVLO turnon threshold. Built-in hysteresis prevents unwanted on-off cycling due to input voltage droop during turnon.

## 8.3.3.1 Device Power Pins (IN1, IN2, AUX, OUT, and GND)

The device has multiple input power pins: IN1, IN2 and AUX. IN1 is connected to OUT by the internal power FET and serves as the supply for the Type-C charging current. IN2 is the supply for V<sub>CONN</sub> and ties directly between the V<sub>CONN</sub> power switch on its input and CC1 or CC2 on its output. AUX, the auxiliary input supply, provides power to the device. See the Functional Block Diagram.

In the simplest implementation where multiple supplies are not available, IN1, IN2, and AUX can be tied together. However, in mobile systems (battery powered) where system power savings is paramount, IN1 and IN2 can be powered by the high-power dc-dc supply (>3-A capability), and AUX can be connected to the low-power supply that typically powers the system microcontroller when the system is in the hibernate or sleep power state. Unlike IN1 and IN2, AUX can operate directly from a 3.3-V supply commonly used to power the microcontroller when the system is put in low-power mode. Ceramic bypass capacitors close to the device from the INx and AUX pins to GND are recommended to alleviate bus transients.

The recommended operating voltage range for IN1 and IN2 is 4.5 V to 5.5 V, whereas AUX can be operated from 2.9 V to 5.5 V. However IN1, the high-power supply, can operate up to 6.5 V. This higher input voltage affords a larger IR loss budget in systems where a long cable harness is used, and results in high IR losses with 3-A charging current. Increasing IN1 beyond 5.5 V enables longer cable and board trace lengths between the device and the Type-C receptacle while meeting the USB specification for V<sub>BUS</sub> ≥ 4.75 V at the connector.

Figure 14 illustrates the point. In this example IN1 is at 5 V, which restricts the IR loss budget from the dc-dc converter to the connector to 250 mV.






Figure 14. Total IR Loss Budget

#### 8.3.3.2 FAULT Response

The FAULT pin is an open-drain output asserted low when the device OUT current exceeds its programmed value and the overtemperature threshold (T<sub>TH\_OTSD1</sub>) is crossed. See the *Electrical Characteristics* for overcurrent and overtemperature values. The FAULT signal remains asserted until the fault condition is removed and the device resumes normal operation. An internal deglitch circuit eliminates false overcurrent-fault reporting.

Connect FAULT with a pullup resistor to AUX. FAULT can be left open or tied to GND when not used.

#### 8.3.3.3 Thermal Shutdown

The device has two internal overtemperature shutdown thresholds,  $T_{TH\_OTSD1}$  and  $T_{TH\_OTSD2}$ , to protect the internal FET from damage and assist with overall safety of the system.  $T_{TH\_OTSD2}$  is greater than  $T_{TH\_OTSD1}$ . FAULT is asserted low to signal a fault condition when the device temperature exceeds  $T_{TH\_OTSD1}$  and the current-limit switch is disabled. However, when  $T_{TH\_OTSD2}$  is exceeded, all open-drain outputs are left open and the device is disabled such that minimum power is dissipated. The device attempts to power up when the die temperature decreases by 20°C.

#### 8.3.3.4 REF

A 100-k $\Omega$  (1% or better recommended) resistor is connected from this pin to REF\_RTN. The REF pin sets the reference current required to bias the internal circuitry of the device. The overload current-limit tolerance and CC currents depend upon the accuracy of this resistor. Using a  $\pm 1\%$  or better low-temperature-coefficient resistor yields the best current-limit accuracy and overall device performance.

#### 8.3.3.5 Audio Accessory Detection

The USB Type-C specification defines an audio-adapter decode state which allows implementation of an analog USB Type-C to 3.5-mm headset adapter. An audio accessory device is detected when both CC1 and CC2 pins detect  $V_{Ra}$  voltage (when pulled to ground by an Ra resistor). The open-drain  $\overline{AUDIO}$  pin is asserted low to indicate the detection of such a device.

**Table 4. Audio Accessory Detection** 

CC1	CC2	AUDIO	STATE
Ra	Ra	Asserted (pulled low)	Audio-adapter accessory connected



SLVSE37 - APRIL 2017

Platforms supporting the audio accessory function can be triggered by the AUDIO pin to enable accessory mode circuits to support the audio function. When the Ra pulldown is removed from the CC2 pin, AUDIO is deasserted or pulled high. The TPS25810A-Q1 device monitors the CC2 pin for audio device detach. When this function is not needed (for example in a data-less port), AUDIO can be tied to GND or left open.

## 8.3.3.6 Debug Accessory Detection

The Type-C spec supports an optional debug-accessory mode, used for debug only and not to be used for communicating with commercial products. When the TPS25810A-Q1 device detects V<sub>Rd</sub> voltage on both CC1 and CC2 pins (when pulled to ground by an Rd resistor), it asserts DEBUG low. With DEBUG asserted, the system can enter debug mode for factory testing or a similar functional mode. DEBUG deasserts or pulls high when Rd is removed from CC1. The CC1 pin is monitored for debug-accessory detach.

If the debug-accessory mode is not used, tie DEBUG to GND or leave it open.

#### **Table 5. Debug Accessory Detection**

CC1	CC2	POL	STATE
Rd	Rd	Asserted (pulled low)	Debug accessory connected

#### 8.3.3.7 Plug Polarity Detection


Reversible Type-C plug orientation is reported by the POL pin when a UFP is connected. However, when no UFP is attached POL remains deasserted, irrespective of cable plug orientation. Table 6 describes the POL state based on which of the device CC pins detects V<sub>Rd</sub> from an attached UFP pulldown.

### **Table 6. Plug Polarity Detection**

CC1	CC2	POL	STATE
Rd	Rd Open Hi-Z		UFP connected
Open	Rd	Asserted (pulled low)	UFP connected with reverse plug orientation



Figure 15 shows an example implementation which uses the POL terminal to control the SEL terminal on the HD3SS3212 device. The HD3SS3212 device provides switching on the differential channels between Port B and Port C to Port A, depending on cable orientation. For details on the HD3SS3212 device, see HD3SS3212x Two-Channel Differential 2:1/1:2 USB3.1 Mux/Demux.



Copyright © 2017, Texas Instruments Incorporated

Figure 15. Example Implementation

#### 8.3.3.8 Device Enable Control

The logic enable pin (EN) controls the power switch and device supply current. The supply current is reduced to less than 1  $\mu$ A when a logic low is present on EN. The EN pin provides a convenient way to turn on or turn off the device while it is powered. The enable input threshold has built-in hysteresis. When this pin is pulled high, the device is turned on or enabled. When the device is disabled (EN pulled low) the internal FETs tied to IN1 and IN2 are disconnected, all open-drain outputs are left open (Hi-Z), and the monitor block for CC1 and CC2 is turned off. The EN terminal should not be left floating.


## 8.3.3.9 Cable Compensation (CS)

The TPS25810A-Q1 device monitors the current to a UFP, and if the load current exceeds 1.95 A (typ), the  $\overline{\text{CS}}$  pin asserts. This can be useful for implementing a digital droop-compensation scheme by altering the feedback resistor ratio of the IN1 power source.



SLVSE37 - APRIL 2017

Figure 16 shows a USB charging design using the TPS25810A-Q1 device. The 5-V (typical) nominal output of the USB power supply, designated 5 V<sub>OUT</sub> herein, is often a dc-dc converter in automotive applications. V<sub>UFP IN</sub> refers to the voltage across the inside contacts of the USB connector of a UFP device. Official USB specifications should be consulted for the most up-to-date requirements. For illustration purposes, it is assumed the minimum and maximum voltages allowed for  $V_{\text{UFP IN}}$  are 4 V and 5.25 V, respectively. In general, when V<sub>UFP IN</sub> is 5 V, the UFP draws optimum current and requires the minimum amount of time to recharge its battery.



Copyright © 2017, Texas Instruments Incorporated

Figure 16. TPS25810A-Q1 Charging System Schematic

In a practical system, there are voltage drops from the dc-dc output, 5 V<sub>OUT</sub>, to V<sub>UFP IN</sub> which include the onresistance of the TPS25810A-Q1 device power switch, USB cabling and connector contact resistances. Under rated UFP load current, these drops can be several hundred millivolts, decreasing V<sub>UFP IN</sub> below the optimal 5-V level. In addition, as V<sub>UFP\_IN</sub> decreases below 5 V, most modern UFPs decrease their load current to prevent possible overload conditions and to maintain V<sub>UFP IN</sub> above 4 V. Lower-than-optimum load current increases the time required to recharge the UFP battery. For example, in Figure 16, assuming that the loss resistance is 113 m $\Omega$  (includes 79 m $\Omega$  of USB cable resistance and 34 m $\Omega$  of power switch resistance) and 5 V<sub>OUT</sub> is 5 V, the input voltage of UFP (V<sub>UFP IN</sub>) is about 4.66 V at 3 A. The TPS25810A-Q1 device provides the CS pin to report high-charging-current conditions and increase the 5 V<sub>OUT</sub> voltage as shown in Figure 17




Figure 17. TPS25810A-Q1 CS Function

Equation 1 through Equation 4 refer to Figure 16

The power supply output voltage is calculated in Equation 1.

$$5V_{OUT} = \frac{(R_1 + R_2 + R_3) \times V_{FB}}{R_3}$$
 (1)

 $5~V_{OUT}$  and  $V_{FB}$  are known. If  $R_3$  is given and  $R_1$  is fixed,  $R_2$  can be calculated. The  $5~V_{OUT}$  voltage change with compensation is shown in Equation 2 and Equation 3.

$$\Delta V = \frac{\left(R_2 + R_3\right) \times R_1 \times V_{FB}}{R_3 \times R_4} \tag{2}$$

$$\Delta V = \left(\frac{5V_{OUT}}{V_{FB}} - \frac{R_1}{R_3}\right) \frac{R_1 \times V_{FB}}{R_4}$$
(3)

If R<sub>1</sub> is less than R<sub>3</sub>, then Equation 3 can be simplified as Equation 4.

$$\Delta V \approx \frac{5V_{OUT} \times R_1}{R_4} \tag{4}$$


#### 8.3.3.10 Power Wake


The power-wake feature offers the mobile-systems designer a way to save on system power when no UFP is attached to the Type-C port. See Figure 18. To enable power wake, the UFP pins from any combination of two TPS25810A-Q1 devices are tied together (each with its own  $100\text{-k}\Omega$  pullup) to the enable pin of a 5-V, 6-A dc-dc buck converter. When no UFP is detected on both Type-C ports, the EN pin of the dc-dc converter is pulled high, thereby disabling it. Because the TPS25810A-Q1 device is powered by an always-on 3.3-V LDO, turning off the supply to IN1 and IN2 does not affect its operation in the detach state. Anytime a UFP is detected on either port, the corresponding UFP pin is pulled low, enabling the dc-dc converter to provide charging current to the attached UFP. Turning off the high-power dc-dc converter when ports are unattached saves on system power. This method can save a significant amount of power, because the TPS25810A-Q1 device requires only 0.7  $\mu$ A (typical) via the AUX pin when no UFP device is connected.

20 Submit Documentation Feedback



www.ti.com SLVSE37 – APRIL 2017





Copyright © 2017, Texas Instruments Incorporated

Figure 18. Power-Wake Implementation

#### 8.4 Device Functional Modes

The TPS25810A-Q1 device is a Type-C controller with integrated power switches that supports all Type-C functions in a downstream facing port. The device manages current advertisement and protection for a connected UFP and active cable. Each device starts its operation by monitoring the AUX bus. When V<sub>AUX</sub> exceeds the undervoltage-lockout threshold, the device samples the EN pin. A high level on this pin enables the device, and normal operation begins. Having successfully completed its start-up sequence, the device now





## **Device Functional Modes (continued)**

actively monitors its CC1 and CC2 pins for attachment to a UFP. When a UFP is detected on either the CC1 or CC2 pin, the internal MOSFET starts to turn on after the required deglitch time is met. The internal MOSFET starts conducting and allows current to flow from IN1 to OUT. If Ra is detected on the other CC pin (not connected to the UFP),  $V_{CONN}$  is applied to allow current to flow from IN2 to the CC pin connected to Ra. For a complete listing of various device operational modes, see Table 2.

SLVSE37 - APRIL 2017

## **Application and Implementation**

#### NOTE

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 9.1 Application Information

The TPS25810A-Q1 device is a Type-C DFP controller that supports all Type-C DFP required functions. It applies power to V<sub>RUS</sub> when a UFP attach is detected and removes power when it detects the UFP is detached. The device exposes its identity via its CC pin, advertising its current capability based on the CHG and CHG\_HI pin settings. The TPS25810A-Q1 device also limits its advertised current internally and provides robust protection to a fault on the system V<sub>BUS</sub> power rail.

After a connection is established, either device is capable of providing  $V_{CONN}$  to power circuits in the cable plug on the CC pin that is not connected to the CC wire in the cable. V<sub>CONN</sub> is internally current-limited and has its own supply pin, IN2. Apart from providing charging current to a UFP, the TPS25810A-Q1 device also supports audio and debug accessory modes.

The following design procedure can be used to implement a full-featured Type-C DFP.

#### **NOTE**

BC 1.2 is not supported in the TPS25810A-Q1 device. To support BC 1.2 with Type-C charging modes in a single Type-C connector, a dedicated charging port (DCP) controller something like a TPS2514A-Q1 device must be used.

## 9.2 Typical Applications

### 9.2.1 Type-C DFP Port Implementation Without BC 1.2 Support

Figure 19 shows a minimal Type-C DFP implementation capable of supporting 5-V and 3-A charging.




Figure 19. Type-C DFP Port Implementation Without BC 1.2 Support

## TEXAS INSTRUMENTS

## **Typical Applications (continued)**

#### 9.2.1.1 Design Requirements

#### 9.2.1.1.1 Input and Output Capacitance

Input and output capacitance improves the performance of the device. The actual capacitance should be optimized for the particular application. For all applications, a 0.1-µF or greater ceramic bypass capacitor between INx and GND is recommended as close to the device as possible for local noise decoupling.

All protection circuits, including those of the TPS25810A-Q1 device, have the potential for input voltage overshoots and output voltage undershoots. Input voltage overshoots can be caused by either of two effects. The first cause is an abrupt application of input voltage in conjunction with input power-bus inductance and input capacitance when the INx pin is high-impedance (before turnon). Theoretically, the peak voltage is 2 times the applied voltage. The second cause is due to the abrupt reduction of output short-circuit current when the device turns off and energy stored in the input inductance drives the input voltage high. Input voltage droops may also occur with large load steps and as the output is shorted. Applications with large input inductance (for instance, connecting the evaluation board to the bench power supply through long cables) may require large input capacitance to prevent the voltage overshoot from exceeding the absolute maximum voltage of the device.

The fast current-limit speed of the TPS25810A-Q1 device to hard output short circuits isolates the input bus from faults. However, ceramic input capacitance in the range of 1  $\mu$ F to 22  $\mu$ F adjacent to the input aids in both response time and limiting the transient seen on the input power bus. Momentary input transients to 6.5 V are permitted. Output voltage undershoot is caused by the inductance of the output power bus just after a short has occurred and the device has abruptly reduced the OUT current. Energy stored in the inductance drives the OUT voltage down, and potentially negative, as it discharges. An application with large output inductance (such as from a cable) benefits from the use of a high-value output capacitor to control voltage undershoot.

When implementing a USB-standard application,  $120-\mu F$  minimum output capacitance is required. Typically, a  $150-\mu F$  electrolytic capacitor is used, which is sufficient to control voltage undershoots. Because in Type-C applications, DFP is a cold socket when no UFP is attached, the output capacitance should be placed at the INx pin versus the OUT pin, as is done in USB Type-A ports. It is also recommended to put a  $10-\mu F$  ceramic capacitor on the OUT pin for better voltage bypass.

#### 9.2.1.2 Detailed Design Procedure

The TPS25810A-Q1 device supports up to three different input voltages, based on the application. In the simplest implementation, all input pins are tied to a single voltage source set to 5 V, as shown in Figure 19. However, it is recommended to set a slightly higher (100 mV to 200 mV) input voltage, when possible, to compensate for IR loss from the source to the Type-C connector.

Other design considerations are listed as follows:


- Place at least 120 µF of bypass capacitance close to the INx pins rather than the OUT pin, as Type-C is a cold-socket connector.
- A 10-µF bypass capacitor is recommended to be placed near a Type-C receptacle V<sub>BUS</sub> pin to handle load transients.
- Depending on the maximum current-level advertisement supported by the Type-C port in the system, set the CHG and CHG\_HI levels accordingly. Advertisement of 3 A is shown in Figure 19.
- The EN, CHG, and CHG\_HI pins can be tied directly to GND or V<sub>AUX</sub> without a pullup resistor.
  - CHG and CHG\_HI can also be dynamically controlled by a microcontroller to change the current advertisement level to the UFP.
- When an open-drain output of the TPS25810A-Q1 device is not used, it can be left open or tied to GND.
- Use a 1% 100-kΩ resistor to connect between the REF and REF\_RTN pins, placing it close to the device pin
  and keeping it isolated from switching noise on the board.



www.ti.com

## **Typical Applications (continued)**

## 9.2.1.3 Application Curves




Copyright © 2017, Texas Instruments Incorporated

Submit Documentation Feedback

## TEXAS INSTRUMENTS

## **Typical Applications (continued)**



Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated



## **Typical Applications (continued)**

#### 9.2.2 Type-C DFP Port Implementation With BC 1.2 (DCP Mode) Support

Figure 27 shows a Type-C DFP implementation capable of supporting 5-V, 3-A charging in a Type-C port that is also able to support charging of legacy devices when used with a Type-C µB cable assembly for charging phones and handheld devices equipped with a µB connector.

This implementation requires the use of a TPS2514A-Q1 device, a USB dedicated charging-port (DCP) controller with auto-detect feature to charge not only BC 1.2-compliant handheld devices but also popular phones and tablets that incorporate their own propriety charging algorithm. See TPS2513A-Q1, TPS2514A-Q1 USB Dedicated Charging Port Controller for more details.




Figure 27. Type-C DFP Port Implementation With BC 1.2 (DCP Mode) Support

## 9.2.2.1 Design Requirements

See *Design Requirements* for the design requirements.

#### 9.2.2.2 Detailed Design Procedure

See Detailed Design Procedure for the detailed design procedure.

### 9.2.2.3 Application Curves

See *Application Curves* for the application curves.

## TEXAS INSTRUMENTS

## 10 Power Supply Recommendations

The device has three power supply inputs. IN1, which is directly connected to OUT via the power MOSFET, is tied to the  $V_{BUS}$  pin in the Type-C receptacle. IN2 has a current-limiting switch and is multiplexed either to the CC1 or CC2 pin in the Type-C receptacle, depending on cable plug polarity. AUX is the device supply. In most applications, all three supplies are tied together. In a special implementation like power wake, IN1 and IN2 are tied to a single supply, whereas AUX is powered by a supply that is always ON and can be as low as 2.9 V.

USB Specification Revisions 2.0 and 3.1 require  $V_{BUS}$  voltage at the connector to be between 4.75 V and 5.5 V. Depending on layout and routing from the supply to the connector, the voltage drop on  $V_{BUS}$  must be tightly controlled. Locate the input supply close to the device. For all applications, a 10- $\mu$ F or greater ceramic bypass capacitor between OUT and GND is recommended, located as close to the Type-C connector of the device as possible for local noise decoupling. The power supply should be rated higher than the current limit setting to avoid voltage droops during overcurrent and short-circuit conditions.



www.ti.com SLVSE37 – APRIL 2017

## 11 Layout

## 11.1 Layout Guidelines

Layout best practices as they apply to the TPS25810A-Q1 device are listed as follows.

- For all applications, a 10-μF ceramic capacitor is recommended near the Type-C receptacle and another 120-μF ceramic capacitor close to the IN1 pin.
  - The optimum placement of the 120-µF capacitor is closest to the IN1 and GND pins of the device.
  - Care must be taken to minimize the loop area formed by the bypass capacitor connection, the IN1 pin, and the GND pin of the device. See Figure 28 for a PCB layout example.
- High-current-carrying power-path connections to the device should be as short as possible and should be sized to carry at least twice the full-load current.
  - Have the input and output traces as short as possible. The most common cause of voltage loss failure in USB power delivery is the resistance associated with the V<sub>BUS</sub> trace. Trace length, maximum current being supplied for normal operation, and total resistance associated with the V<sub>BUS</sub> trace must be taken into account while budgeting for voltage loss.
  - For example, a power-carrying trace that supplies 3 A, at a distance of 20 inches, 0.1-in. wide, with 2-oz. copper on the outer layer has a total resistance of approximately 0.046  $\Omega$  and voltage loss of 0.14 V. The same trace at 0.05 in. wide has a total resistance of approximately 0.09  $\Omega$  and voltage loss of 0.28 V.
  - Make power traces as wide as possible.
- The resistor attached to the REF pin of the device has several requirements:
  - It is recommended to use a 1% 100-k $\Omega$  low-temperature-coefficient resistor.
  - It should be connected to the REF and REF\_RTN pins (pins 9 and pin 10, respectively).
  - The REF\_RTN pin should be isolated from the GND plane. See Figure 28.
  - The trace routing between the REF and REF\_RTN pins of the device should be as short as possible to reduce parasitic effects on current-limit and current-advertisement accuracy. These traces should not have any coupling to switching signals on the board.
- Locate all TPS25810A-Q1 pullup resistors for open-drain outputs close to their connection pin. Pullup resistors should be 100 k $\Omega$ .
  - When a particular open-drain output is not used or needed in the system, leave the associated pin open or tied to GND.
- · Keep the CC lines close to the same length.
- · Thermal considerations:
  - When properly mounted, the thermal-pad package provides significantly greater cooling ability than an ordinary package. To operate at rated power, the thermal pad must be soldered to the board GND plane directly under the device. The thermal pad is at GND potential and can be connected using multiple vias to inner-layer GND. Other planes, such as the bottom side of the circuit board, can be used to increase heat sinking in higher-current applications. See PowerPad<sup>TM</sup> Thermally Enhanced Package
    and PowerPAD<sup>TM</sup> Made Easy for more information on using this thermal pad package.
  - Obtaining acceptable performance with alternate layout schemes is possible; however, the layout example
    in the following section has been shown to produce good results and is intended as a guideline.
- · ESD considerations:
  - The TPS25810A-Q1 device has built-in ESD protection for CC1 and CC2. Keep trace length to a minimum from the Type-C receptacle to the TPS25810A-Q1 device on CC1 and CC2.
  - A 10-µF output capacitor should be placed near the Type-C receptacle.
  - See the TPS25810EVM-745 evaluation module for an example of a double-layer board that passes IEC61000-4-2 testing.
  - Do not create stubs or test points on the CC lines. Keep the traces short if possible, and use minimal vias along the traces [1–2 inches (2.54 cm–5.08 cm) or less].
  - See ESD Protection Layout Guide for additional information.
  - Have a dedicated ground plane layer, if possible, to avoid differential voltage buildup.

## **INSTRUMENTS**

## 11.2 Layout Example

Top Layer Signal Trace Top Layer Signal Ground Plane **Bottom Layer Signal Trace** Bottom Layer Signal Ground Plane O Via to Bottom Layer Signal Ground Plane






Figure 28. Layout Example

Submit Documentation Feedback

Copyright © 2017, Texas Instruments Incorporated

## 12 Device and Documentation Support

## 12.1 Device Support

#### 12.1.1 Third-Party Products Disclaimer

TI'S PUBLICATION OF INFORMATION REGARDING THIRD-PARTY PRODUCTS OR SERVICES DOES NOT CONSTITUTE AN ENDORSEMENT REGARDING THE SUITABILITY OF SUCH PRODUCTS OR SERVICES OR A WARRANTY, REPRESENTATION OR ENDORSEMENT OF SUCH PRODUCTS OR SERVICES, EITHER ALONE OR IN COMBINATION WITH ANY TI PRODUCT OR SERVICE.

### 12.2 Documentation Support

### 12.2.1 Related Documentation

PowerPad™ Thermally Enhanced Package

PowerPAD™ Made Easy

TPS25810EVM-745 User's Guide

Protecting the TPS25810 from High Voltage DFPs

#### 12.2.2 Related Links

The following table lists quick access links. Categories include technical documents, support and community resources, tools and software, and quick access to order now.

## 12.3 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on Alert me to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

#### 12.4 Community Resources

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E™ Online Community TI's Engineer-to-Engineer (E2E) Community. Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

#### 12.5 Trademarks

E2E is a trademark of Texas Instruments.

USB Type-C is a trademark of USB Implementers Forum, Inc..

All other trademarks are the property of their respective owners.

## 12.6 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

## 12.7 Glossary

SLYZ022 — TI Glossary.

Copyright © 2017, Texas Instruments Incorporated

This glossary lists and explains terms, acronyms, and definitions.

## TEXAS INSTRUMENTS

## 13 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most-current data available for the designated devices. This data is subject to change without notice and without revision of this document. For browser-based versions of this data sheet, see the left-hand navigation pane.

www.ti.com 23-May-2025

#### PACKAGING INFORMATION

Orderable part number	Status	Material type	Package   Pins	Package qty   Carrier	<b>RoHS</b> (3)	Lead finish/ Ball material	MSL rating/ Peak reflow	Op temp (°C)	Part marking (6)
						(4)	(5)		
TPS25810ATWRVCRQ1	Active	Production	WQFN (RVC)   20	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	25810AQ
TPS25810ATWRVCRQ1.A	Active	Production	WQFN (RVC)   20	3000   LARGE T&R	Yes	SN	Level-2-260C-1 YEAR	-40 to 125	25810AQ

<sup>(1)</sup> Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

<sup>(2)</sup> Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

<sup>(3)</sup> RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

<sup>(4)</sup> Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

<sup>(5)</sup> MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

<sup>(6)</sup> Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.

## **PACKAGE MATERIALS INFORMATION**

www.ti.com 23-Jun-2023

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS25810ATWRVCRQ1	WQFN	RVC	20	3000	330.0	12.4	3.3	4.3	1.1	8.0	12.0	Q1


PACKAGE MATERIALS INFORMATION

www.ti.com 23-Jun-2023



## \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS25810ATWRVCRQ1	WQFN	RVC	20	3000	367.0	367.0	38.0




Images above are just a representation of the package family, actual package may vary. Refer to the product data sheet for package details.

4209819/B





PLASTIC QUAD FLATPACK - NO LEAD



## NOTES:


- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.

  2. This drawing is subject to change without notice.

  3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

- 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
- 5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated