









TPS22960 SLVS914E - APRIL 2009 - REVISED APRIL 2024

TPS22960 Low-Input Voltage, Dual-Load Switch With Controlled Turnon

1 Features

- Integrated dual-load switch
- Input voltage range: 1.62V to 5.5V
- Low ON-state resistance
 - $r_{ON} = 342 m\Omega$ at $V_{IN} = 5.5 V$
 - $r_{ON} = 435 m\Omega$ at $V_{IN} = 3.3 V$
 - $r_{ON} = 523 m\Omega$ at $V_{IN} = 2.5 V$
 - $r_{ON} = 737 \text{m}\Omega$ at $V_{IN} = 1.8 \text{V}$
- 500mA maximum continuous switch current
- Low guiescent current and shutdown current
- Controlled switch output rise time: 75µs or 660µs
- Integrated quick output discharge transistor
- ESD performance tested per JESD 22
 - 2000V human body model (A114-B, Class II)
 - 1000V charged-device model (C101)
- 8-pin SOT (DCN) package: 3mm × 3mm
- 8-pin UQFN (RSE) package: 1.5mm × 1.5mm

2 Applications

- **GPS Devices**
- Cell Phones/PDAs
- MP3 Players
- **Digital Cameras**

3 Description

The TPS22960 is a small low-r_{ON} dual-channel load switch with controlled turnon. The devices contain two P-channel MOSFETs that can operate over an input voltage range of 1.62V to 5.5V. Each switch is independently controlled by on/off inputs (ON1 and ON2), which are capable of interfacing directly with low-voltage control signals. In TPS22960 a 85Ω onchip load resistor is added for quick discharge when the switch is turned off.


The rise time (slew-rate) of the device is internally controlled in order to avoid inrush current, and it can be slowed down if needed using the SR pin: at 3.3V, TPS22960 features a 75µs rise time with the SR pin tied to ground and 660µs with the SR pin tied to high.

The TPS22960 is available in a space-saving 8pin UQFN package and in an 8-pin SOT package. It is characterized for operation over the free-air temperature range of -40°C to 85°C.

Package Information

PART NUMBER	PACKAGE ⁽¹⁾	PACKAGE SIZE(2)	
TPS22960	DCN (SOT, 8)	2.90mm × 1.63mm	
12522900	RSE (UQFN, 8)	1.50mm × 1.50mm	

- (1) For all available packages, see the orderable addendum at the end of the data sheet.
- The package size (length × width) is a nominal value and includes pins, where applicable.



Simplified Diagram



Table of Contents

1 Features1	7.3 Feature Description14
2 Applications1	7.4 Device Functional Modes14
3 Description1	8 Application and Implementation15
4 Pin Configuration and Functions3	8.1 Application Information15
5 Specifications4	8.2 Typical Application15
5.1 Absolute Maximum Ratings4	8.3 Power Supply Recommendations16
5.2 ESD Ratings4	8.4 Layout17
5.3 Recommended Operating Conditions4	9 Device and Documentation Support19
5.4 Thermal Information4	9.1 Receiving Notification of Documentation Updates19
5.5 Electrical Characteristics5	9.2 Support Resources19
5.6 Switching Characteristics5	9.3 Trademarks19
5.7 Typical DC Characteristics6	9.4 Electrostatic Discharge Caution19
5.8 Typical Switching Characteristics7	9.5 Glossary19
6 Parameter Measurement Information12	10 Revision History19
7 Detailed Description13	11 Mechanical, Packaging, and Orderable
7.1 Overview	Information19
7.2 Functional Block Diagram13	



4 Pin Configuration and Functions




Figure 4-1. DCN Package, 8-pin SOT (Top View)

Table 4-1. Pin Functions

	PIN		I/O	DESCRIPTION
NAME	SOT	UQFN	1/0	DESCRIPTION
V _{IN1}	1	1	I	Switch 1 input; bypass this input with a ceramic capacitor to GND.
ON1	2	2	I	Switch 1 control input, active high. Do not leave floating.
ON2	3	7	I	Switch 2 control input, active high. Do not leave floating.
V _{IN2}	4	8	I	Switch 2 input; bypass this input with a ceramic capacitor to GND.
V _{OUT2}	5	5	0	Switch 2 output.
GND	6	6	_	Ground.
SR	7	3	I	Slew rate control pin. SR = GND translates into a 75-µs rise time; SR = high translates into a 660-µs rise time.
V _{OUT1}	8	4	0	Switch 1 output.



5 Specifications

5.1 Absolute Maximum Ratings

(see (1))

		MIN	MAX	UNIT
V _{IN}	Input voltage	-0.3	6	V
V _{OUT}	Output voltage		V _{IN} + 0.3	V
V _{ON}	Input voltage	-0.3	6	V
I _{MAX}	Maximum continuous switch current		0.5	Α
T _A	Operating free-air temperature	-40	85	°C
T _J	Maximum junction temperature		125	°C
T _{stg}	Storage temperature	-65	150	°C

⁽¹⁾ Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

5.2 ESD Ratings

			VALUE	UNIT
		Human body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	2000	
V _{(ESD}	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 ⁽²⁾	1000	V

- (1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- 2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

5.3 Recommended Operating Conditions

			MIN	MAX	UNIT
V _{IN}	Input voltage		1.62	5.5	V
V _{OUT}	Output voltage			V _{IN}	V
V	High level input valtage, ONA, ONA, CD	V _{INx} = 3.0 V to 5.5 V	1.5	5.5	V
V _{IH}	High-level input voltage: ON1, ON2, SR	V _{INx} = 1.62 V to 3.0 V	1.4	5.5	V
.,	Law law line to the second ONA ONO CD	V _{INx} = 3.0 V to 5.5 V		0.5	\ /
V _{IL}	Low-level input voltage: ON1, ON2, SR	V _{INx} = 1.62 V to 3.0 V		0.4	V
C _{IN}	Input capacitor	·	1(1)		μF

(1) See Section 8.1.

5.4 Thermal Information

	THERMAL METRIC(1)		RSE (UQFN)	UNIT
	I TERMAL METRIC	8 PINS	8 PINS	UNII
$R_{\theta JA}$	Junction-to-ambient thermal resistance	254	124	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	122	67	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	181	31.5	°C/W
ΨЈТ	Junction-to-top characterization parameter	22	2.9	°C/W
ΨЈВ	Junction-to-board characterization parameter	178	31.5	°C/W
R ₀ JC(bot)	Junction-to-case (bottom) thermal resistance	_	_	°C/W

(1) For more information about traditional and new thermal metrics, see Semiconductor and IC Package Thermal Metrics (SPRA953).

Product Folder Links: TPS22960



5.5 Electrical Characteristics

 V_{IN} = 1.62 V to 5.5 V, T_A = -40°C to 85°C (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	T _A	MIN TYP(1)	MAX	UNIT
			V _{INx} = 5.5 V	Full	0.64	2	
	Quiescent current (each	$I_{OUTx} = 0$, $V_{INx} = V_{ON}$	V _{INx} = 3.3 V	Full	0.35	1.2	
I _{IN}	switch)	IOUTx - 0, VINx - VON	V _{INx} = 2.5 V	Full	0.24	0.8	μA
			V _{INx} = 1.8 V	Full	0.15	0.5	
			V _{INx} = 5.5 V	Full	0.47	3.6	
	OFF-state supply	V - CND V - One	V _{INx} = 3.3 V	Full	0.25	1.8	
I _{IN(OFF)}	current (each switch)	V _{ON} = GND, V _{OUTx} = Open	V _{INx} = 2.5 V	Full	0.18	1.3	μΑ
			V _{INx} = 1.8 V	Full	0.11	1.2	
		I _{OUT} = -200 mA	V 55V	25°C	342	400	- mΩ
			$V_{INx} = 5.5 V$	Full		465	
			V _{INx} = 3.3 V	25°C	435	500	
				Full		595	
	ON-state resistance		V _{INx} = 2.5 V	25°C	523	620	
r _{ON}	(each switch)			Full		720	
			., , , , , , , , , , , , , , , , , , ,	25°C	737	1100	
			$V_{INx} = 1.8 V$	Full		1300	
			1,001/	25°C	848	1300	
		$V_{INx} = 1.62 V$	Full	,	1500		
r _{PD}	Output pulldown resistance	V _{IN} = 3.3 V, V _{ON} = 0, I _{OUT} = 30 mA	1	25°C	85	120	Ω
I _{ON}	ON-state input leakage current	V _{ON} = 1.62 V to 5.5 V or GND		Full		0.25	μA

⁽¹⁾ Typical values are at $T_A = 25$ °C.

5.6 Switching Characteristics

 V_{IN} = 3.3 V, T_A = 25°C, RL_CHIP = 85 Ω (unless otherwise noted)

	PARAMETER	TEST CONDIT	TIONS	MIN TYP ⁽¹⁾	MAX	UNIT
	Turn-ON time	$R_L = 33 \Omega, C_L = 0.1 \mu F$	SR = V _{IN}	635		II.C
t _{ON}	rum-on time	Ν 33 Ω, Ο 0.1 μΓ	SR = GND	67		μs
	Turn-OFF time	$R_L = 33 \Omega, C_L = 0.1 \mu F$	SR = V _{IN}	4.5		
t _{OFF}	rum-off time	Ν 33 Ω, Ο 0.1 μΓ	SR = GND	4.2		μs
	V rise time	$R_L = 33 \Omega, C_L = 0.1 \mu F$	SR = V _{IN}	660		
L _r	V _{OUT} rise time	Κ 33 Ω, Ο 0.1 μΓ	SR = GND	75		μs
	V fall time	D = 22 O C = 0.1 uE	SR = V _{IN}	4.5		
t _f	V _{OUT} fall time	$R_L = 33 \Omega, C_L = 0.1 \mu F$	SR = GND	4.5		μs


⁽¹⁾ Typical values are at the specified V_{IN} = 3.3 V and T_A = 25°C.

Copyright © 2024 Texas Instruments Incorporated

Product Folder Links: *TP*S22960



5.7 Typical DC Characteristics




Submit Document Feedback


Copyright © 2024 Texas Instruments Incorporated




5.8 Typical Switching Characteristics






















Product Folder Links: TPS22960



6 Parameter Measurement Information







 $t_{\mbox{ON}}/t_{\mbox{OFF}}$ WAVEFORMS

A. $\ t_{\text{rise}}$ and t_{fall} of the control signal is 100ns.

Figure 6-1. Test Circuit and $t_{\text{ON}}/t_{\text{OFF}}$ Waveforms

Product Folder Links: TPS22960




7 Detailed Description

7.1 Overview

The TPS22960 is a dual-channel load switch. The two channels can be independently controlled using the ONx pins. Each channel has an $85-\Omega$ quick discharge resistance from V_{OUTX} to GND when disabled. A single control pin (SR) is used to set the slew rate for both channels..

7.2 Functional Block Diagram





7.3 Feature Description

This section will discuss the features of the TPS22960 which have been summarized in Table 7-1.

Table 7-1. Feature Summary

DEVICE	r _{ON} AT 3.3 V (TYP)	SLEW RATE AT 3.3 V (TYP)	QUICK OUTPUT DISCHARGE ⁽¹⁾	MAX OUTPUT CURRENT	ENABLE
TPS22960	435 mΩ	75 μs with SR = low 660 μs with SR = high	Yes	500 mA	Active High

⁽¹⁾ This feature discharges the output of the switch to ground through an 85-Ω resistor, preventing the output from floating.

7.3.1 Output Slew Rate (SR) Control

The slew rate (rise time) of the device is internally controlled in order to avoid inrush current, and it can be slowed down if needed using the SR pin. At 3.3 V, TPS22960 features a 75- μ s rise time with the SR pin tied to ground, and a 660- μ s rise time with the SR pin tied high. Both channels will have the same slew rate set by the SR pin.

7.3.2 Quick Output Discharge (QOD)

Each channel of the TPS22960 includes an independent QOD feature. When the channel is disabled, a discharge resistor is connected between VOUTx and GND. This resistor has a typical value of 85 Ω and prevents the output from floating while the switch is disabled.

7.4 Device Functional Modes

Table 7-2. Configurable Logic Function Table

ONx	V _{INx} TO V _{OUTx}	V _{OUTx} TO GND
L	OFF	ON
Н	ON	OFF

Product Folder Links: TPS22960



8 Application and Implementation

Note

Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes, as well as validating and testing their design implementation to confirm system functionality.

8.1 Application Information

8.1.1 ON/OFF Control

The ON pin controls the state of the switch. Activating ON continuously holds the switch in the on state, as long as there is no fault. ON is active HI and has a low threshold, making it capable of interfacing with low voltage signals. The ON pin is compatible with standard GPIO logic threshold. It can be used with any microcontroller with 1.2-V, 1.8-V, 2.5-V, or 3.3-V GPIOs.

8.1.2 Input Capacitor

To limit voltage drop or voltage transients, sufficient capacitance needs to be placed on the input side of the load switch (from V_{IN} to GND). In most cases, a 1- μ F ceramic capacitor, C_{IN} , placed close to the pins is usually sufficient. However, when switching heavy capacitive loads, higher values of C_{IN} may be needed to prevent the system supply voltage from dropping.

8.1.3 Output Capacitor

The integral body diode in the PMOS switch will allow reverse current flow if V_{OUT} exceeds V_{IN} . A C_L greater than C_{IN} can cause V_{OUT} to exceed V_{IN} if the system supply is removed. In the case where the system supply could be removed and reverse current is a concern, a C_{IN} greater than C_L is recommended.

8.2 Typical Application




Figure 8-1. Typical Application Schematic

Copyright © 2024 Texas Instruments Incorporated

Submit Document Feedback



8.2.1 Design Requirements

For this design example, use input parameters in Table 8-1.

Table 8-1. Design Parameters

PARAMETER	EXAMPLE VALUE
V _{IN}	3.3 V
C _L	22 µF
Maximum acceptable inrush current	200 mA

8.2.2 Detailed Design Procedure

8.2.2.1 Inrush Current

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value (in this example, 3.3 V). This charge arrives in the form of inrush current. Inrush current can be calculated using the following equation:

Inrush Current =
$$C \times dV / dt$$
 (1)

Where:

C = output capacitance

dV = output voltage

dt = rise time


The TPS22960 offers selectable rise time control for V_{OUT}. This feature allows the user to control the inrush current during turnon. Equation 1 can be used to find the required rise time to limit the inrush current to the design requirements

$$200 \text{ mA} = 22 \mu F \times (3.3 \text{ V} \times 80\%) / \text{dt}$$
 (2)

 $dt = 290 \mu s (4)$

To ensure an inrush current of less than 200 mA, SR must be set high for a rise time greater than 290 µs. The following application curves show the different inrush for each SR setting in this design example.

8.2.3 Application Curves



8.3 Power Supply Recommendations

The device is designed to operate from an input voltage range of 1.62 V to 5.5 V. The power supply should be well-regulated and placed as close to the device terminals as possible. It must be able to withstand all transient

Product Folder Links: TPS22960

and load current steps. In most situations, using an input capacitance of 1 μ F is sufficient to prevent the supply voltage from dipping when the switch is turned on. In cases where the power supply is slow to respond to a large transient current or large load current step, additional bulk capacitance may be required on the input

The requirements for larger input capacitance can be mitigated by selecting the slower slew rate +SR=high. This will cause the load switch to turn on more slowly and limit the inrush current.

8.4 Layout

8.4.1 Layout Guidelines

For best performance, all traces should be as short as possible. To be most effective, the input and output capacitors should be placed close to the device to minimize the effects that parasitic trace inductances may have on normal and short-circuit operation. Using wide traces for VI_N , V_{OUT} , and GND will help minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

8.4.2 Layout Example




Figure 8-4. DCN Package Layout






Figure 8-5. RSE Package Layout



9 Device and Documentation Support

9.1 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. Click on *Notifications* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

9.2 Support Resources

TI E2E[™] support forums are an engineer's go-to source for fast, verified answers and design help — straight from the experts. Search existing answers or ask your own question to get the quick design help you need.

Linked content is provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

9.3 Trademarks

TI E2E™ is a trademark of Texas Instruments.

All trademarks are the property of their respective owners.

9.4 Electrostatic Discharge Caution



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

9.5 Glossary

TI Glossary

This glossary lists and explains terms, acronyms, and definitions.

10 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

11 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.

Copyright © 2024 Texas Instruments Incorporated

23-May-2025

www.ti.com

PACKAGING INFORMATION

Orderable part number	Status	Material type	Package Pins	Package qty Carrier	RoHS	Lead finish/	MSL rating/	Op temp (°C)	Part marking
	(1)	(2)			(3)	Ball material	Peak reflow		(6)
						(4)	(5)		
TPS22960DCNR	Active	Production	SOT-23 (DCN) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFRO, NFRR)
TPS22960DCNR.A	Active	Production	SOT-23 (DCN) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFRO, NFRR)
TPS22960DCNR.B	Active	Production	SOT-23 (DCN) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	(NFRO, NFRR)
TPS22960DCNRG4.A	Active	Production	SOT-23 (DCN) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFRR
TPS22960DCNRG4.B	Active	Production	SOT-23 (DCN) 8	3000 LARGE T&R	Yes	NIPDAU	Level-1-260C-UNLIM	-40 to 85	NFRR
TPS22960RSER	Active	Production	UQFN (RSE) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72
TPS22960RSER.A	Active	Production	UQFN (RSE) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72
TPS22960RSER.B	Active	Production	UQFN (RSE) 8	3000 LARGE T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72
TPS22960RSET	Active	Production	UQFN (RSE) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72
TPS22960RSET.A	Active	Production	UQFN (RSE) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72
TPS22960RSET.B	Active	Production	UQFN (RSE) 8	250 SMALL T&R	Yes	NIPDAUAG	Level-1-260C-UNLIM	-40 to 85	72

⁽¹⁾ Status: For more details on status, see our product life cycle.

Multiple part markings will be inside parentheses. Only one part marking contained in parentheses and separated by a "~" will appear on a part. If a line is indented then it is a continuation of the previous line and the two combined represent the entire part marking for that device.

⁽²⁾ Material type: When designated, preproduction parts are prototypes/experimental devices, and are not yet approved or released for full production. Testing and final process, including without limitation quality assurance, reliability performance testing, and/or process qualification, may not yet be complete, and this item is subject to further changes or possible discontinuation. If available for ordering, purchases will be subject to an additional waiver at checkout, and are intended for early internal evaluation purposes only. These items are sold without warranties of any kind.

⁽³⁾ RoHS values: Yes, No, RoHS Exempt. See the TI RoHS Statement for additional information and value definition.

⁽⁴⁾ Lead finish/Ball material: Parts may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

⁽⁵⁾ MSL rating/Peak reflow: The moisture sensitivity level ratings and peak solder (reflow) temperatures. In the event that a part has multiple moisture sensitivity ratings, only the lowest level per JEDEC standards is shown. Refer to the shipping label for the actual reflow temperature that will be used to mount the part to the printed circuit board.

⁽⁶⁾ Part marking: There may be an additional marking, which relates to the logo, the lot trace code information, or the environmental category of the part.



PACKAGE OPTION ADDENDUM

www.ti.com 23-May-2025

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 21-Feb-2024

TAPE AND REEL INFORMATION





A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS22960DCNR	SOT-23	DCN	8	3000	180.0	8.4	3.23	3.17	1.37	4.0	8.0	Q3
TPS22960RSER	UQFN	RSE	8	3000	180.0	8.4	1.7	1.7	0.7	4.0	8.0	Q2
TPS22960RSET	UQFN	RSE	8	250	180.0	8.4	1.6	1.6	0.66	4.0	8.0	Q2

www.ti.com 21-Feb-2024




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS22960DCNR	SOT-23	DCN	8	3000	183.0	183.0	20.0
TPS22960RSER	UQFN	RSE	8	3000	183.0	183.0	20.0
TPS22960RSET	UQFN	RSE	8	250	183.0	183.0	20.0



PLASTIC QUAD FLATPACK - NO LEAD




NOTES:

- 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
- 2. This drawing is subject to change without notice.



PLASTIC QUAD FLATPACK - NO LEAD




NOTES: (continued)

3. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).



PLASTIC QUAD FLATPACK - NO LEAD



NOTES: (continued)

5. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Package outline exclusive of metal burr & dambar protrusion/intrusion.
- D. Package outline inclusive of solder plating.
- E. A visual index feature must be located within the Pin 1 index area.
- F. Falls within JEDEC MO-178 Variation BA.
- G. Body dimensions do not include flash or protrusion. Mold flash and protrusion shall not exceed 0.25 per side.



DCN (R-PDSO-G8)

PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2025. Texas Instruments Incorporated